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ABSTRACT

Copper (Cu) through-silicon via (TSV) is an essential structural and functional element in
three-dimensional integration circuits (3D ICs), which offers substantial improvements in integration density, form factor, device performance, and power efficiency. However, Cu-filled TSVs are
exposed to multiple thermal cycles during fabrication, test and operation, which lead to the development of considerable thermal stresses, in and around the vias, due to the large mismatch of the
coefficient of thermal expansion (CTE) between Cu and silicon (Si). The stress subsequently raises
reliability concerns, among which, via extrusion is an important one. Via extrusion can damage
the adjacent components, in particular the back-end-of-line (BEOL) interconnect layers, to degrade
the 3D IC structure and result in the device failure. More recently, it has been revealed that for a
large population of TSVs, there is a wide spread in the values of via extrusion. Although a few
approaches such as post-plating annealing and via dimension scaling have been used to reduce the
average values of via extrusion, these methods are not effective in controlling the statistical spread
of via extrusion. Controlling via extrusion, especially its statistical spread, remains an important
issue, as the reliability of a 3D IC containing many TSVs will be determined by the weakest link,
i.e., the 0.1% of TSVs with the highest extrusion heights. This work proposes the application of
a metallic cap layer as a novel and promising solution to TSV extrusion variation and investigates
its effects on TSV extrusion behavior and the underlying mechanisms with the ultimate goal of
assessing and addressing this reliability risk for 3D integration technology. The mechanisms of
extrusion and their correlation to the extrusion morphology and the Cu microstructural characteristics are examined in order to trace the root cause(s) of the high statistical spread in TSV extrusion
and the effect of cap layer in controlling the extrusion variation.
Experimental results first establish the application of different metallic cap layers on TSV
samples and demonstrate that Tantalum (Ta) is an effective cap material to control the magnitude of
extrusion, and more importantly, its range. Further cap/via interface characterizations reveals that
iii

Ta offers a dense and continuous interface with Cu via which is indeed beneficial in suppressing
the mass transport at the via surface. The curvature behavior of Cu TSV structures, with and
without the presence of Ta cap layer, are also investigated using the substrate curvature method.
The substrate curvature measurement is employed to investigate the effect of Ta cap layer on the
Cu TSV stress state.
The effect of pitch size on via extrusion and its statistical variation is studied in combination
with the cap layer implementation, to further investigate the effect of stress on extrusion mechanisms. Smaller pitch distance is shown to surge the extrusion magnitude but with insignificant
effect on extrusion spread. Additionally, the effect of pitch distance on extrusion morphology is
investigated. The contribution of dislocation creep mechanism influenced by the pitch-dependent
stress is also discussed by statistical analysis of various extrusion morphologies.
The effect of cap layer on microstructure is studied to establish a more clear understanding
of the microstructure-dependent mechanisms of extrusion. The microstructure-extrusion correlation of vias with different extrusion behaviors, including extrusion height and morphology, are
studied and the effect of grain size, grain boundary type and grain boundary misorientation angle
on the extrusion behavior is investigated. The contribution of grain boundary diffusion creep and
grain sliding mechanisms on via extrusion is further discussed by investigating the formation of
voids in the uncapped and capped vias.
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CHAPTER 1: INTRODUCTION TO THROUGH-SILICON VIA
TECHNOLOGY AND DISSERTATION OBJECTIVES

1.1

Background and Motivation: 3D Integration
For the past few decades, Moore’s Law as the backbone of semiconductors industry, has

been defining and driving the enhancements in device performance, density, form factor and cost
[24]. Although multiple technology advancements such as the down-scaling of transistors, introduction of field effect transistors (FET), and implementation of dual damascene process have
accommodated better performance in chips and devices, basic materials and processing issues have
emerged in technologies beyond 14 nm node that challenge Moore’s Law [25–29]. Thus, diligence
research is being conducted on various options as potential solutions to those challenges including
three-dimensional (3D) integration (Fig. 1.1). 3D integration is a novel and promising approach
to overcome the limitations of the conventional two-dimensional (2D) technology, while offering

Figure 1.1: Technology evolution with innovation enabled technology pipeline [1].
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improvements in device performance and efficiency as well [30, 31].

1.1.1

TSV-based 3D Integration
3D integration represent a scheme in which two or more layers of dies or devices are

stacked and connected through vertical interconnection, i.e. through-silicon via (TSV). An example of a TSV-based 3D integrated circuit (3D IC) is displayed in Fig. 1.2.
3D ICs incorporating TSVs, offer various advantages over their 2D counterparts. Shorter
interconnection accommodated by TSVs, as illustrated in Fig. 1.3a, assists with reducing noise
and power loss over the conventional 2D chips with increasing length of wiring upon each technology node. Furthermore, 3D ICs offer benefits including smaller form factor, wider bandwidth and

Figure 1.2: 3D integration by TSV. (a) Scanning electron microscope (SEM) image of a hybrid memory
cube (HMC) stacked die including a logic layer at the bottom and four DRAM layers on top. (b) SEM
cross-section image of the stacked DRAM layers in HMC connected by vertical interconnections as known
as TSVs. (c) high magnification image of a single TSV in a stacked die. (d) optical microscope image of
the entire side view in an HMC die [2].
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better performance [2, 32–34]. TSV-based 3D ICs also allow heterogeneous integration schemes
through which several devices, each with a separate fabrication process, can be integrated on a single substrate for improved functionality [3, 35, 36]. An example of the heterogeneous integration
is illustrated in Fig. 1.3b. Although so far studies on the TSV-based 3D ICs report a significant

Figure 1.3: Advantages of TSV-based 3D ICs (a) enabling smaller form factor and better performance
through shorter wiring (b) heterogeneous integration with multi-layers of devices each with separate fabrication procedures [3, 4].

3

impact in improving the interconnect delay and power loss while reducing the form factor [32,37],
and demonstrate superiority in performance, noise reduction, and improved device density, before being fully integrated into various applications and widely adopted in manufactured products,
further studies on process development and reliability risks of TSVs is required [34, 38].

1.1.2

TSV Fabrication
TSV is the key element in 3D integration as the vertical connection between the device,

dies and components. Copper (Cu) is widely utilized as the filling material in TSVs due to its low
resistivity (1.7 µΩ.cm), good electromigration reliability, and compatibility with existing infrastructure [39]. Manufacturing process of TSV-based devices are classified as via-first, via middle,
and via-last, the distinction of which is the order of TSV fabrication relative to the front end of line
(FEOL) and back end of line (BEOL) structures (Fig. 1.4). Via-middle is the most commonly used

Figure 1.4: Illustration of via-first, via-middle and via-last process flows as the conventional fabrication
processes of TSV-based devices [5].
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process in which TSV fabrication is carried out between FEOL and BEOL patterning [5, 9].
The fabrication flow for a blind Cu TSV is illustrated in Fig. 1.5 which involves the following steps:
(a) Via etching. The most conventional method to form TSVs with high aspect ratio (depth
to diameter ratio) is deep reactive ion etching (DRIE) using the Bosch process. Bosch process
includes alternating steps of isotropic etching and protection film deposition by quick gas switching, which offers high etching rates, good selectivity and highly anisotropic etching. However,
slow-speed gas switching may result in large scallops and rough sidewalls that can lead to some
problems such as delamination of subsequent thin films within TSVs. Thus, process optimizations
are required to minimize scalloping defects [40, 41].
(b) Isolation dielectric layer deposition. To prevent current leakage and cross-talk of the
neighboring TSVs, a dielectric oxide layer, i.e. oxide liner, is deposited at low temperatures, most
commonly through plasma-enhanced chemical vapor deposition (PECVD) method.
(c) Barrier and seed layer deposition. A thin barrier layer such as titanium (Ti), tantalum

Figure 1.5: Illustration of a blind Cu TSV fabrication process
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(Ta) or their nitrides are conformally deposited in TSVs to both prevent Cu diffusion and enhance
the adhesion of the subsequent seed layer. Then, Cu or gold (Au) seed layer is deposited to provide enough conductivity in TSVs for the subsequent Cu filling step. Optimized physical vapor
deposition (PVD) is typically used to deposit continuous and conformal barrier and seed layers
[5, 9].
(d) Via Cu filling. Electroplating method is typically conducted through a bottom-up plating or super-conformal process which accommodates a high aspect ratio and void-free Cu filling
[42–44]. Often organic additives including accelerators, suppressors, and levelers are utilized in
commercial electroplating solutions to accelerate the plating at the bottom of the via, suppress the
deposition at the top surface of the via, and level the top surface deposition to produce a mirror
like plated surface, respectively (Fig. 1.6). The absence of the additives in the plating solution may
result in vias unfilled at the center with higher resistivity and reliability concerns [6, 45, 46]. In
addition to the chemistry of electroplating solution, plating current and time play important roles
in the filling quality, density of the void defects and the resulting microstructural characteristics
[8, 47]. Fig. 1.7 and 1.8 demonstrate examples of the effect of plating current on Cu texture and
void density, suggesting that low currents result in the dominance of (111) grains but also cause a

Figure 1.6: Illustration of the effect of additives on TSV filling during electroplating [6].
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Figure 1.7: Example of the effect of electroplating current density on the texture of a Cu thin film [7]. Low
current density appears to favor the (111) texture.

weak adsorption effect of accelerator and formation of seams at the via core [7,8,48]. Hence, tuned
plating conditions are required for obtaining TSVs with desired filling quality and grain structures.
(e) Overburden polishing. Several microns thick overburden layer may form on the top
surface of TSVs at the end of the filling step by electroplating. The overburden is typically removed
using chemical-mechanical polishing (CMP) with tuned polishing conditions to acquire a level
surface with minimum defects at the top of TSVs.
Subsequently, if needed, device wafers containing blind vias go through back side thinning
process to form open vias and will be bonded for stacked dies, as illustrated in Figure 1.9 [5, 9].
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Figure 1.8: Example of the effect of electroplating current on the filling quality in TSVs. (a) too low
current, (b) balanced current, (c) too high current. Untuned currents result in formation of voids at the
center of TSVs [8].

Figure 1.9: Illustration of wafer back thinning to transform the blind vias to open vias and stacking [9].
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1.2
1.2.1

TSV Extrusion Reliability Issue
Via Extrusion
TSVs pose unique reliability risks, primarily due to the mismatch in the coefficient of ther-

mal expansion (CTE) between Cu and the surrounding silicon (Si) (Cu=17ppm/◦ C and Si=2.3ppm/◦ C).
The CTE mismatch leads to a buildup of thermal stresses, which carries reliability concerns during
the fabrication, testing and operation of the 3D IC, when the TSV structure experiences temperature excursions [49–51]. The known thermo-mechanical reliability risks in TSVs include via
extrusion, cracking, delamination and the degradation of carriers mobility [52–54].
In the present work, via extrusion is the primary focus with the discussion focusing on
extrusion statistics and the underlying mechanisms of extrusion. Via extrusion, also known as "via
protrusion", "Cu pumping" or "Cu bump", is the non-recoverable plastic deformation near the top
of the via, which typically occurs after thermal processing and results in the formation of bumps
on the top surface of the via. Via extrusion is a crucial reliability concern as the protrusion of Cu
vias in the axial direction can deform and crack the BEOL interconnect layers and result in device
failure [55]. Fig. 1.10 shows an example of the damage in upper layers of the device caused by Cu
extrusion.

1.2.2

Extrusion Mechanisms and Statistical Variation
Different mechanisms for extrusion have been proposed, such as dislocation-based plastic

deformation, interfacial diffusion, grain boundary diffusion creep, and grain boundary sliding. The
plasticity mechanism proposes that the thermal stress induced during high temperature annealing
surpasses the yield stress such that the Cu TSV is deformed irrecoverably when returned to room
temperature [56]. The interfacial or grain boundary sliding mechanism proposes that as the Cu
grains expand with the thermal strain, the grains interact with each other and with the TSV side
walls in such a way that extrusion is formed as grains slide pass each other, a mechanism that is
9

Figure 1.10: SEM image of a TSV cross-section where extrusion has occurred and damaged its top BEOL
layers [10].

strongly dependent on the grain boundary and interface characteristics [57,58]. Other mechanisms
rely on mass transport either through the lattice or along the grain boundaries or interfaces, often
creating voids in the TSV while contributing to the Cu extrusion [59, 60]. Although copious work
has been done on the plastic mechanisms for Cu thin films, there is still not a clear understanding
of the extrusion mechanisms in Cu TSVs, which, unlike thin films, have a tri-axial state. Obtaining
a better understanding of the mechanisms of extrusion in Cu TSVs is the key to the development
of practical solutions for this important reliability issue in 3D ICs.
Via extrusion has been studied and proven difficult to be thoroughly controlled in most investigations. Although some approaches are proposed to reduce the average value of via extrusion,
recent studies show that the height of via extrusion exhibits a statistical variation [13, 61, 62]. The
statistical variation of via extrusion height is a significant reliability concern, as the actual BEOL
reliability of a 3D IC, containing many TSVs, will be determined by the weakest link, i.e., the
0.1% of TSVs with the highest extrusion heights [12, 13, 15].
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1.3
1.3.1

Existing Efforts to Control Extrusion
Post-plating Annealing
Adding a post-plating or pre-CMP annealing step to Cu TSV fabrication process has been

proposed, investigated and its positive effect on controlling the extrusion magnitude has been reported [11,13,63]. Consequently, discovering the favorable effect of higher annealing temperatures
and longer annealing duration made for adaptation of this step into the TSV fabrication process.
Nevertheless, post-plating annealing has not been found effective in controlling the statistical variation of extrusion, which remains an important reliability issue. One study shows that with optimized post-plating annealing at higher temperatures, the extrusion variation can be reduced, but
it has been found that further annealing invalidates this benefit [11]. As demonstrated in Figure
1.11, the average extrusion continues to increase with increased thermal cycling up to 25 cycles,
and with the increasing thermal cycles, the statistical spread of the extrusion values increases. The

Figure 1.11: The TSV extrusion and statistical spread worsens with increasing high temperature annealing
cycles [11].

11

Figure 1.12: Probability plot of Cu extrusion for various annealing conditions. Although higher annealing
temperature reduced the extrusion magnitude, the statistical spread of extrusion remained high [12].

via fabrication process requires additional annealing cycles in the fabrication of the BEOL, so this
apparent thermal instability in the extrusion represents a significant risk.
In another study the probability of extrusion value at different annealing temperatures and
times for a large number of vias was investigated. Figure 1.12 shows a probability plot for the
Cu extrusion under various annealing conditions, where higher temperature annealing improves
the average extrusion, but the extrusion data spread still has a quite large range. Additionally, the
extrusion heights exhibit bimodal distributions, suggesting that there may be several contributing
mechanisms [12].

1.3.2

Dimensional Scaling
Studying the TSV scaling has also been reported in a few works with the aim of minimizing

the extrusion due to the smaller Cu volume. Combined with the previously proposed approach of
post-plating annealing, it was shown that at the 50th percentile of the TSV extrusion distribution,
the extrusion is reduced for the 5x50 µm TSVs over the 10x100 µm TSVs, as shown in Figure
12

Figure 1.13: Plots indicating that extrusion is reduced by downscaling at the 50th percentile (a), but not at
the 99th percentile (b) [13].

1.13a, however that for the 99th percentile, the extrusion values are almost identical (Figure 1.13b)
[13]. In another study, comparing the extrusion behavior of 2 µm and 5 µm vias, as shown in
Figure 1.14, indicate that although larger TSV diameter induced smaller statistical variation in
extrusion, this variation is still quite large for 5 µm vias. This would indicate that scaling does not
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Figure 1.14: The extrusion for the 2 µm and 5 µm TSVs before and after the 400 ◦ C anneal [14].

improve the extrusion reliability [14].
Furthermore, the microstructure has been investigated in relation to extrusion height distribution, and some correlation has been found to the number of grains in the top of the TSV, as
shown in Figure 1.15. However, the statistical distribution prevents the number of grains alone
from quantifying the extrusion behavior, as the extrusion range for each microstructure class is
still large [15, 60].
Bringing together the so far reported results, the statistical spread of extrusion appears
related to the stochastic nature of via microstructure. However, none of the mentioned approaches
have been successful in addressing the microstructural aspect of extrusion. Hence, alternative
approaches to target this issue are preferred and needed. Moreover, it is understood that more than
one mechanism are likely involved in Cu extrusion which require further detailed examination on
TSV extrusion to assist in reaching practical solutions for controlling extrusion statistical variation.
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Figure 1.15: Probability density plot for TSVs of various microstructure [15].

1.4

Objectives of the Present Work
The objectives of this dissertation are as follows:

1. To statistically investigate the extrusion behavior of TSVs to achieve a profound comprehension of this important reliability risk in 3D ICs.
2. To propose and demonstrate a promising approach to reduce both the height and range of
extrusion by applying a metallic cap layer on the top surface of the vias.
3. To investigate the mechanisms of extrusion and the effect of cap layer on them, by studying
the microstructure-extrusion and stress-extrusion correlations, in order to assess the dominant mechanisms of extrusion and understanding the impact of cap layer in suppressing them
with the ultimate goal of cap layer adaptation to the TSV fabrication process and minimizing
the risk of TSV extrusion variation.
Based on the stated objectives, this work is presented in 6 chapters.
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In chapter 2, the effect of two metallic cap layers on magnitude and range of extrusion
are studied. Surface profilometry techniques including atomic force microscopy (AFM) and white
light interferometry (WLI) are performed. Considerable reduction in the magnitude and range of
extrusion impacted by Ta cap layer is demonstrated and discussed.
Chapter 3 focuses on Ta cap layer characterization. Transmission electron microscopy
(TEM) and curvature bending beam test are performed on Ta-capped vias. The cap as well as
cap/via interface characteristics alongside with thermo-mechanical effect of Ta cap layer during
curvature test are displayed and their impacts on TSV extrusion are discussed.
In Chapter 4, the effect of stress as the driving force of extrusion is investigated. Surface
profilometry, focused ion beam (FIB) milling and imaging, and electron microscopy are employed
to statistically study the extrusion height and morphology of vias with different pitch distances.
The role of dislocation creep mechanism as a possible dominant mechanism of extrusion in vias
under larger stresses are suggested and the concurrency of multiple mechanisms is discussed.
In Chapter 5, the correlation between Cu microstructure and extrusion behavior is investigated and the impact of microstructure on extrusion mechanisms is discussed. FIB and electron
back scattered diffraction (EBSD) techniques are carried out to assess the effect of microstructure
on via extrusion and grain boundary diffusion and grain boundary sliding mechanisms.
Finally, the main contributions of this dissertation are summarized in Chapter 6, and outlook for future work is given.
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CHAPTER 2: EFFECT OF A METALLIC CAP LAYER ON EXTRUSION
MAGNITUDES AND STATISTICS12

As scaling continues with an increasing number of incorporated through-silicon vias (TSVs),
the statistical variation of TSV extrusion becomes more critical to the reliability of three-dimensional
integrated circuits (3D ICs). As demonstrated in Chapter 1, multiple efforts have been made to reduce via extrusion by adjusting the sample fabrication procedure such as decreasing the via diameter [13, 14, 66], and adding a post-plating annealing step to TSV fabrication process [13, 61, 62].
Although these efforts have shown success in reducing the magnitude of extrusion, recent studies reveal that in a large population of TSVs, a wide spread of extrusion height exists and vias
with large extrusions persist despite of those approaches [12, 14, 64, 65, 67]. Hence, alternative approaches to target the variation of extrusion are required. Furthermore, some correlation between
the extrusion height and the number of grains in the top of the TSV has been found. However, the
multifaceted characteristics of extrusion with multiple convoluted mechanisms involved, prevents
the number of grains alone from quantifying the extrusion behavior [15,60].The statistical variation
of extrusion is presumed to relate to the stochastic nature of via microstructure, however, further
investigations are required to reach a well-founded understanding of TSV extrusion behavior and
its underlying mechanisms.
In this chapter, the extrusion measurement experiments performed and the statistical results
obtained from those measurements are presented. Moreover, a promising approach to reduce both
the average height and range of extrusion by applying a metallic cap layer on the top surface of the
vias is proposed and demonstrated. The idea is to suppress the copper (Cu) diffusion path at the
via top, which directly contributes to the mass transport along grain boundaries and via interface
causing via extrusion. In the next chapter, this study is expanded to characterization of the cap layer
1

c 2017 IEEE. Part of this chapter is reprinted, with permission, from [64].

2

c 2019 Elsevier. Part of this chapter is reprinted, with permission, from [65].
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and cap/via interface to understand the effect of cap layer as an extrusion suppressor in details.
The experimental results in this chapter show the considerable reduction of extrusion magnitude and range by application of a 50 nm tantalum (Ta) cap layer. First, the experimental methods
are described, followed by descriptions of the blind TSV samples investigated. The results are then
presented with the study of the effect of cap layer on magnitude and statistical variation of via extrusion, followed by a summary with discussion on the probable mechanisms of extrusion.

2.1
2.1.1

Experimental Method
Magnetron Sputtering Deposition
Sputtering was used as the metal deposition method for applying the thin cap layers on TSV

top surface. Among many different ways to deposit materials, metals in particular, sputtering is
one the most common ways to fabricate thin films. Sputtering is a physical vapor deposition (PVD)
process used for depositing materials onto a substrate, by ejecting atoms from the target material
and condensing the ejected atoms onto a substrate in a high vacuum environment. While the basic
operation is found simple, the actual involved mechanisms in sputtering method are quite complex.
To initiate sputtering process, electrically neutral Argon (Ar) atoms are introduced into a vacuum
chamber. At the presence of a direct current voltage between the target and substrate, Ar atoms
are ionized and create a plasma. Consequently, the Ar ions are accelerated to the anode target,
collide and eject the target atoms, which travel to the substrate and eventually discharge. Released
electrons during Ar ionization are accelerated toward the substrate, subsequently breaking up additional Ar atoms and creating more ions and free electrons, continues the cycle [68]. Schematics
of the sputtering process is illustrated in Fig. 2.1. Sputtering has significant advantages compared
to that of the evaporation or chemical vapor deposition (CVD) techniques. It allows easy control
of alloy composition compared to evaporation, as the sputter yields are similar for all metals and
alloys while vapor pressures of the constituents of an alloy may vary greatly. The microstructure of
18

Figure 2.1: The sputtering deposition system illustration. Ar is ionized by a strong potential difference, and
these ions are accelerated to the target. As a result, target atoms are knocked out and travel to the substrate
to form a thin film. Image by MicroMagnetics, Inc.

a sputter deposited film can be controlled during its growth through low-energy ion and fast-neutral
particle irradiation. Sputtering also has the advantage over CVD method to allow a low substrate
temperature during deposition [69].

2.1.2

Atomic Force Microscopy
Atomic force microscopy (AFM) is a high resolution surface profiler system commonly

used to obtain surface height measurements on 3D structures. AFM consists of a bouncy cantilever
with a sharp tip which rasters the sample surface by different modes including static (also called
contact) modes and a variety of dynamic (non-contact or "tapping") modes where the cantilever is
vibrated or oscillated at a given frequency. Shown in Fig. 2.2, as the cantilever is displaced via
19

Figure 2.2: Atomic force microscopy illustration displaying the surface profile of a TSV sample.

the interaction of its tip with the surface, so too will the reflection of the laser beam be displaced
on the surface of the photodetector. Laser displacement data would be collected by the computer
process as the surface profile [70].
The preliminary extrusion results were collected by atomic force microscopy. The surface
profile of 25 vias from each uncoated and capped samples were measured by AFM. From the scan
data, the average height (havg ) and maximum height (hmax ) of the vias were obtained.
2.1.3

White Light Interferometry
White light interferometry (WLI) is a non-contact optical method to obtain surface height

information on 3D structures, similar to AFM. WLI is founded on the interference of the two op20

tical waves reflected by the sample and a reference mirror embedded in WLI machine. As shown
in Fig. 2.3, optical waves are reflected from different depths on the sample surface. These waves,
combined with the waves reflected by the reference mirror, result in a fringe pattern which is
determined by the difference in their phases. Those waves that are in-phase will undergo constructive interference while waves that are out of phase will experience destructive interference.
The intensity of the optical black and white fringes resulted by the interference of the sample- and
mirror-reflected waves are recorded by a charge-coupled device (CCD) camera and processed by
computer, resulting in a 3D view of the sample surface profile [71]. AFM is reliable and accurate
in determining via extrusion, however, it is not best suited to study the statistics of via extrusion
due to its low throughput. Alternatively, WLI was employed to measure a large number of vias for
statistical study purpose.
Due to the optical nature of WLI, the samples should be reflective. For those non-reflective
samples, a thin uniform reflective coating is applied on the sample surface prior to WLI [13,15,16].
In this study, to increase the surface reflectively for the WLI measurement, an aluminum (Al) layer
of 150 nm was deposited on the samples without affecting the measured extrusion height [61]. Prior
to extended WLI study, to confirm the accuracy of the WLI measurement, a number of vias were
measured by both AFM and WLI and the results were compared. When the AFM-WLI correlation
was confirmed, WLI measurement was then carried out for 300 vias each in the uncoated and
capped samples, obtaining the surface profile of the vias, their havg and hmax .
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Figure 2.3: Illustration of White light interferometry (a) structural components, (b) technique [16] and (c)
output.

2.2

Sample Description
The TSV sample used to study the effect of cap layer was a blind via structure enclosed in

780 µm thick (001) Silicon (Si) wafer. To achieve blind vias, TSV wafers were fabricated by the
via-middle process without thinning, leaving the vias embedded partially into but not completely
through the wafer. Arrays of 6 × 6 patches of vias with the diameter of 5.5 µm, depth of 50 µm,
and pitch size of 20 µm in both X and Y direction were picked for measurement among other TSV
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Figure 2.4: Optical microscope and SEM images of the TSV sample used in studying the effect of cap
layer on extrusion.

patterns available on the sample. At the via side wall, the thickness of the tantalum nitride (TaN)
barrier layer was 0.1 µm and that for the oxide liner was 0.4 µm and no post-plating annealing
was conducted on the sample. Images of TSV sample used for this study are shown in Fig. 2.4.

2.2.1

Sample Preparation
Due to Cu reactivity to oxygen at room atmosphere, presence of natural Cu-oxide on the as-

received Cu vias was expected. Thus, a chemical etching process was tested on the samples prior
to thin film deposition to remove the possible thin Cu-oxide layer. The two different acid solutions
and their corresponding etching times that were tried in this study are shown in Table 2.1. The
etching treatments were tested on the as-received vias and their effects on via surface were studied.
The samples were ultrasonically cleaned by acetone for 10 minutes, isopropyl alcohol (IPA) for
5 minutes and de-ionized (DI) water for 5 minutes, respectively, prior to each etching process.
For ease of referring, this three-step process would be referred to as "cleaning" and the samples
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Table 2.1: Etching treatments conducted on TSV sample to remove natural oxide.
Etchant
Etching time, sec
Sulfuric acid 95-98%
3 60
120
Acetic acid >99.7%
processed by it would be referred to as "cleaned" throughout this work.

2.2.2

Cap Material Selection
Cap materials were chosen based on their effectiveness as a Cu diffusion barrier, in partic-

ular, those materials that have been proven effective as a cap layer in improving the resistance of
electromigration (EM) in Cu interconnect lines. Ta [72, 73] and cobalt (Co) [[74, 75] are known
as promising candidates and are chosen as the cap materials in the present study. 50 nm of each
cap layer was sputtered on the TSV sample using 4 mtorr of Ar pressure, 50 W of power, gas flow
of 20 SCCM, substrate rotation of 30 RPM at room temperature and vacuum pressure of low 10−7
torr. The film thickness was determined by a quartz crystal monitor during deposition and verified
by surface profilometer afterwards. The schematic cross-sectional illustration of the TSVs with a
cap is illustrated in Fig. 2.5.

2.2.3

Annealing and Via Extrusion Induction
A pristine sample without any coating (uncoated sample) and samples coated with each of

the cap layers (capped samples) were annealed in forming gas (N2 -4%H2 ) at 400◦ C for one hour
to induce via extrusion. The heating rate was 6◦ C/min and the cooling rate was the natural cooling
rate of the furnace. The furnace atmosphere was continuously purged by forming gas to keep the
furnace pressure stable at 100 torr at room temperature. The maximum pressure of the furnace at
400◦ C was recorded to be 150 torr. During the annealing treatment, extrusion was induced in all
the uncoated and capped vias which was later characterized by AFM and WLI.
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Figure 2.5: Schematic of cross section in samples with cap layer.

2.3
2.3.1

Results
Effect of Etching Process on Sample Surface
Scanning electron microscopy (SEM) imaging was carried out on TSVs etched by sulfuric

acid and acetic acid solutions for various times, to investigate the effect of each etching treatment
on via surface prior to cap layer deposition. Fig. 2.6 presents the SEM image of vias that were
etched by sulfuric acid and acetic acid for 60 and 120 seconds, individually. As shown in Fig.
2.6 a and b, sulfuric acid was found damageful in both etching times, resulting in large holes on
the Cu surface, yet the etching impact was more intense in 120 seconds. Etching for 120 seconds
attacked the Cu in larger depth by longer exposure time and suggested by the large size holes
observed in the SEM images. While 60 seconds of etching in sulfuric acid was also enough to
damage the via/liner interface and leave variously sized pit holes on the via surface. Considerably
shorter etching time (3 seconds) in sulfuric acid did not prevent the formation of pit holes on the
via surface and resulted in a surface similar to what was observed in Fig. 2.6a. These results were
consistent with the reports stating that sulfuric acid may attack Cu as well as the targeted Cu oxide,
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Figure 2.6: SEM images of vias (a) etched in sulfuric acid for 60 seconds. (b) etched in sulfuric acid for
120 seconds. (c) etched in acetic acid for 60 seconds. (d) etched in acetic acid for 120 seconds.

resulting in etch pits on the surface [76]. Therefore, sulfuric acid was not found desirable for oxide
removal.
Knowing that acetic acid would not attack the underlying Cu in short exposure times [77],
multiple acetic acid etching treatments with etching times varying from 3-120 seconds were carried out on TSVs to optimize the preparation process for the under-study samples in particular.
Fig. 2.6 c and d show the two vias after being etched in acetic acid for 60 and 120 seconds, respectively, demonstrating an undamaged surface on Cu vias compared to those etched in sulfuric
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acid. However, after 120 seconds of etching in acetic acid (Fig. 2.6d), presence of tiny pit holes
in the via surface was noticed. The appearance of vias etched for less than 60 seconds were very
similar to Fig. 2.6c, thus not presented here in, separately. Energy dispersive X-ray spectroscopy
(EDS) was also tried, however, it did not provide any additional information about the presence
and thickness of the oxide due to its limited resolution in detecting extra thin films and lack of
accuracy in detecting oxygen. Moreover, it is admitted that slight natural oxidation after etching
and until the sample is loaded in the depositing vacuum chamber is inevitable due to the exposure
to room atmosphere. Hence, considering the ultimate goal of removing the natural Cu oxide layer
from the top surface of the via was to assist a good adhesion between the via and the cap layer,
further supporting experiments were conducted.
In the first effort the impact of acetic acid on cleanliness of the via surface was investigated.
Two sets of TSV samples were tested. One was cleaned, dipped into acetic acid for 3 seconds,
rinsed with DI water and dried and the other one was dried after cleaning with no acid treatment.
The two samples were annealed at 400◦ C for 1 hour and studied with SEM. Fig. 2.7 displays a

Figure 2.7: SEM images of (a) via with no acid treatment and (b) via dipped in to acetic acid. Samples
were simultaneously annealed at 400◦ C for 1hr.
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cleaner surface for the etched via while the morphology of both vias were similar and not affected
by etching treatment, suggesting that Cu was unlikely attacked.
Second experiment was carried out to study the effect of acetic acid etching on the adherability of the via surface. To evaluate the impact of the previously tested etching treatment on the
via/cap layer adhesion, a TSV sample was cleaned, dipped into acetic acid for 3 seconds, rinsed
with DI water, dried and coated with a trial Co cap layer. Next, ASTM D3359, standard test method
for measuring adhesion by tape test [78], was conducted on the as-coated sample. Subsequently,
the sample was studied using optical and electron microscopy, which did not reveal any delamination in the Co film, suggesting a reliable adherability between the etched surface of the via and Co
coating . Fig. 2.8 shows that dipping into acetic acid did not have any undesired influence on the
Co deposition since a uniform Co film was achieved. The bright irregular shape particles in the
SEM image are the results of the conductive gold (Au) deposition prior to SEM imaging. Worth
mentioning that in these experiments it was tried to minimize the air exposure time during sample

Figure 2.8: SEM images of a via dipped into acetic acid and coated with Co showing a uniform deposition
after this surface treatment.
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transfer to less than 2 minutes.
According to these results, the following sample preparation process was chosen to be
followed for the TSV samples studied in this work.
1- Ultrasonically cleaning in acetone for 10 min.
2- Ultrasonically cleaning in IPA for 5 min.
3- Ultrasonically cleaning in DI water for 5 min.
4- Drying with high pressure N2 .
5- Dipping into acetic acid for 3 seconds.
6- Rinsing with DI water.
6- Drying with high pressure N2 .
2.3.2

Effect of Cap Layer on Extrusion Behavior
After sample preparation, 50 nm of two different cap materials, Co and Ta, were deposited

on TSV samples. Both samples were annealed with the heating treatment described earlier. Preliminary AFM surface profilometry results of 25 vias of each capped sample were obtained and
compared. As a reference, the surface profile of a similar number of the uncoated vias were investigated as well.

2.3.2.1

Cobalt Cap Layer
Induced by annealing, extrusion occurred in Co-capped vias. The AFM scans of 5 ran-

dom Co-capped vias in comparison with the same number of vias from the uncoated sample are
presented in Fig. 2.9. Uncoated vias exhibited a rough granular surface with maximum extrusion
values in the range of 500-600 nm. Co cap layer seemed to be effective in suppressing the extrusion in the majority of via surface as the extrusion in those areas were measured to be in a few
nanometers range. However, discreet bumps as large as the protrusion height in uncoated vias were
observed in various locations on the Co-capped vias including the via surface itself as well as on
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Figure 2.9: AFM surface profile of (a)-(e) uncoated vias (f)-(j) vias capped by 50 nm Co, annealed at
400◦ C for 1 hour.
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the via/liner interface. Further investigation on Co-capped vias was conducted to characterize the
discreet bumps including SEM imaging followed by EDS. Fig.2.10a shows the low magnification
SEM image of a patch of 36 vias after annealing. Bumps are observed on all of the vias with
no exception. Looking at two random individual vias in Fig. 2.10b and c, the size of the bumps
supports the AFM observations. Following EDS map and point scans in Fig. 2.11 and Fig. 2.12
revealed that the bumps on top of the vias are formed of Cu.

Figure 2.10: SEM image of vias capped by 50 nm of Co and annealed at 400◦ C for 1 hour. (a) arrays of 36
vias (b) and (c) zoomed in image of two individual vias.
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Figure 2.11: EDS map scan of Co-capped with large Cu bumps on the via after annealing.

The sputtering condition has a significant effect on the film characteristics and consequently
its adhesion to substrate. The energy of the knocked out atoms from the target material is directly
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Figure 2.12: EDS point scan of the bumps on the surface of Co-capped via.

dependent on the sputtering power. Small sputtering power would provide a lower kinetic energy
for the atoms moving toward and/or on the substrate. This, in some cases, could result in nonuniformity of the film [68]. To evaluate the effect of sputtering condition on the malfunctioning
of Co cap layer in controlling the extrusion, higher sputtering powers, including 100 W and 150
33

Figure 2.13: SEM images of as-coated Co-capped vias sputtered by (a)50 W , (b)100 W , (c)150 W power,
and annealed Co-capped vias sputtered with (d)50 W , (e)100 W , (f)150 W power.
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W , were tried and their results were compared with the original case of the Co film deposited
with 50 W . The as-coated vias as well as annealed vias were studied by SEM, as shown in Fig.
2.13. All three as-coated films deposited with 50, 100 and 150 W appeared continuous and with
fine particles, shown in Fig. 2.13a-c. Yet, the particle size increased slightly by increasing the
sputtering power. The SEM images of the via surfaces after annealing are displayed in Fig. 2.13df. Large Cu bumps were found on all three samples after annealing, indicating that sputtering
power was not effective in the malfunctioning of Co thin film as cap layer. Further investigation on
the undesired function of Co cap layer was carried out through studying the Co cap/via interface,
which will be presented and discussed in Chapter 3.

2.3.2.2

Tantalum Cap Layer
Induced by annealing, extrusion occurred in Ta-capped vias. The AFM scans of 5 random

Ta-capped vias in comparison with the same number of vias from the uncoated sample are presented in Fig. 2.14. Uncoated vias exhibited a rough granular surface with maximum extrusion
values in the range of 500-600 nm. While Ta-capped vias presented a smooth surface with much
smaller extrusion value in the range of 10-50 nm. The remarkable reduction in average extrusion magnitude by Ta cap motivated further studies on the effect of Ta cap on the statistics of via
extrusion.
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Figure 2.14: AFM surface profile of (a)-(e) uncoated vias (f)-(j) vias capped by 50 nm Ta, annealed at
400◦ C for 1 hour.
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2.3.3

Effect of Tantalum Cap Layer on Statistical Variation of Extrusion
In the previous section, among the two studied cap materials, Ta was found an effective cap

to control the extrusion in Cu TSVs. However, to understand its effect on the statistical variation
of extrusion, a larger number of vias were needed to be studied. AFM was reliable and accurate,
yet it was not best suited to study the statistics of via extrusion due to its low throughput. Alternatively, WLI was employed to measure a large number of vias. To confirm the accuracy of the

Figure 2.15: (a) AFM and (b) WLI measurement for the same single via. (c) Correlation of maximum
extrusion height measured for a number of vias by AFM and WLI.
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WLI measurement, a number of vias were measured by both AFM and WLI and the results were
compared. A good one-to-one correlation was obtained confirming the validity of the WLI method
(Fig.2.15). To find AFM-WLI correlation most reliable, a group of vias from both the uncoated
and Ta-capped samples, with different ranges of extrusion, were used for the one-to-one comparison between their AFM and WLI results. Well qualified correlation was confirmed for both ranges
of extrusion. With confirmed correlation between AFM and WLI results, WLI measurement was
then carried out on 300 vias, from each of the uncoated and Ta-capped samples, obtaining the havg
and hmax of the vias. The average height of the wafer substrate surrounding each via was also
measured and determined to be h0 . The average extrusion of each vias was then determined as
∆avg = havg − h0 and the maximum extrusion as ∆max = hmax − h0 , respectively. The distribution
of ∆avg and ∆max for both samples was plotted in Fig. 2.16 and 2.17, respectively. A remarkable
reduction of both ∆avg and ∆max was achieved for vias with the Ta cap. For example, the average
extrusion at the 99th percentile of the distribution was 387.5 nm for the uncoated sample and 56.9
nm for the Ta-capped sample, which was over a sevenfold reduction. Similarly, the maximum extrusion at the 99th percentile of the distribution was 816.1 nm for the uncoated sample and 202.3
nm for the Ta-capped sample, a fourfold reduction. In addition, although there existed a spread in
the extrusion values for both samples, consistent with results reported by other groups [12–15], the
spread was much less in the Ta-capped sample. The range of extrusion height was 328.8 nm for
∆avg and 486.3 nm for ∆max in the uncoated sample, which was reduced to 50.5 nm and 187.3 nm
in the Ta-capped sample. The results showed that the application of a 50 nm thick Ta cap layer on
the top surface of TSVs could effectively reduce via extrusion. More significantly, the spread of
via extrusion was also much reduced.
Mechanical confinement might also play a role in suppressing via extrusion, since the presence of a cap layer on the via surface could alter the stress state and reduce the stress gradient
driving plastic deformation [49]. To look at this effect, 50 nm of silicon oxide (SiO2 ) was deposited on pristine vias using sputtering method and annealed. The extrusion behaviors of 300
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Figure 2.16: Statistical variation of average extrusion for 300 uncoated, SiO2 coated and Ta-capped vias.

Figure 2.17: Statistical variation of maximum extrusion for 300 uncoated, SiO2 coated and Ta-capped vias.
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vias with SiO2 coating was also measured using the same methods described earlier. The statistical distribution of SiO2 capped vias was also compared to those of the uncoated and Ta-capped
vias in Fig. 2.16 and 2.17. No considerable reduction of extrusion height and spread, as seen for
the Ta cap, was observed in SiO2 coated vias. Yet, the extrusion variation was larger than that of
the uncoated vias by providing a larger number of vias with smaller extrusion in the distribution
plot. These results suggested that while mechanical confinement could have an effect on extrusion,
the observed effect by the Ta cap layer was unlikely caused by mechanical confinement but by
other mechanisms.

2.4

Discussion
At elevated temperatures, the expansion of the Cu vias is constraint by the surrounding Si,

which has a lower coefficient of thermal expansion (CTE) than Cu. This CTE mismatch subjects
the Cu vias to large compressive stress, which at elevated temperatures can drive plastic deformation and consequently mass flow to relax the stress [55]. Copious information is available for
deformation mechanisms in bulk Cu and Cu thin films. The contribution extent of each of the
mechanisms is dependent on several factors including the stress, temperature and microstructure
of Cu. An example of a deformation mechanism map for bulk Cu with grain size of 0.1 mm is
shown in Fig. 2.18 [17]. In general, for bulk Cu at low temperatures (T<0.5Tm , Tm is the melting
point in ◦ K), dislocation glide is the dominant mechanism of plastic deformation where multiple
independent slip systems operate. At high temperatures (T>0.5Tm ), creep mechanism offers the
major contribution to plastic deformation, and the material shows rate-dependent plasticity. The
creep mechanism can be further divided into: (1) thermally activated dislocation creep that includes the dislocation glide coupled with climb to overcome barriers through vacancy diffusion,
and (2) diffusional creep involving stress-driven atomic diffusion [79]. Diffusional creep can occur
through the lattice following the “Nabarro-Herring creep” model, or along grain boundary which
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is explained by the “Coble creep” model and is referred to as grain boundary diffusion. [17, 80].
Stress relaxation in the Cu film can occur through similar mechanisms. However, since Cu
thin film is characterized by a biaxial stress state constrained by substrate, different contributions
of each relaxation model from bulk Cu may apply. Micron range thickness of Cu thin film deposited on a substrate often offers a highly textured structure with bamboo-shape grains. Below
0.5Tm , creep majorly involves atomic diffusion along the grain boundaries to and from the film
surface. Suppressing surface diffusion, for example through the application of a passivation film,
can reduce diffusional creep by inhibiting the source of migrating atoms or vacancies [18, 81–83].
In addition, upon a good adhesion between the film and substrate, dislocation glide is often limited
by dislocation source supplied by the interface instead of obstacles. Good film adhesion constrains
creep and noticeably improves film strength at high temperatures as well [18, 81, 84–87].
Although the relaxation models of Cu bulk and Cu thin film may not fully represent the
3D stress state of Cu TSVs, yet similar mechanisms are expected to be involved. The tendency
for thermo-mechanical stresses in TSVs to relax will drive microstructural evolution and the operation of multiple plastic deformation mechanisms such as grain growth, grain sliding, plastic
yielding, and diffusional mass motion toward the free surfaces in the via [55]. The stochastic Cu
microstructure is expected to lead to the statistical variation in Cu protrusion through the several
plastic deformation mechanisms described earlier. For example, grain boundary sliding is directly
dependent on the grain boundary type, grain boundary misorientation angle and energy. Also, depending on their orientation, certain grains may have their slip system orientated in such a way
to favor larger protrusion induced by dislocation glide. As the grain boundary energy varies depending on the grain boundary type and misorientation angle, grain boundary diffusion is expected
to give rise to microstructure-dependent Cu protrusion. Similarly, variations of Cu grain orientation will exist along the sidewall to result in a variation in mass diffused along the interface and a
variation of protrusion magnitude. Accordingly, it is implied that if the microstructure was not addresses, using approaches such as different physical design and fabrication processing steps might
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Figure 2.18: Deformation mechanism map for Cu with a grain size of 0.1mm [17]

not be able to control the statistics of protrusion, as seen by work reported in literature [13, 61, 62].
Furthermore, within one via, the extrusion height profile is not uniform but instead shows
a random undulation, as shown in Fig. 2.19. It is reasonable to assume that the grain boundaries
at the surface of the via have a range of diffusivity and energy depending on the grain boundary
misorientation angles. The surface undulation can be understood as a natural consequence of the
grain boundary diffusion and grain sliding.
In addition, in many of the vias studied, relatively large extrusion at the peripherals of the
vias was observed. A representative profile of a via having this “donut” shaped extrusion is shown
in Fig. 2.20. Observation of the extrusion behavior in Fig. 2.20 suggests the contribution of other
extrusion mechanisms besides grain boundary diffusion and sliding. One possible factor is the
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Figure 2.19: (a) AFM extrusion profile for an uncoated via showing the granular extrusion shape. (b) Height
profile along A-B in (a).

Figure 2.20: (a) AFM extrusion profile for an uncoated via showing the donut extrusion shape. (b) Height
profile along A-B in (a).

diffusion along the TaN/Cu via sidewall interface, which despite of having a larger activation energy than grain boundary diffusion, can still be a fast path for mass flow. Dislocation glide based
mechanism is another important factor to consider. Finite element analysis (FEA) has shown that
the von Mises stress is non-uniform in the Cu vias and reaches the yield strength only in a small
region between the sidewall and the via top surface [20, 55, 56]. This localized stress concentration can activate dislocation glide based mechanisms to accumulate permanent deformation, i.e.
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Figure 2.21: Illustration of the effect of the cap layer in suppressing upward mass transport in the Cu vias.
(a) An uncoated via. (b) A Ta-capped via.

extrusion, near the perimeter of the vias. Extrusion induced by dislocation motion can also be enhanced by coupling with dislocation climb through time and upon formation of enough vacancies
[79, 88]. More detailed analysis on the contribution of these mechanisms in via extrusion will be
demonstrated and discussed in Chapters 4 and 5.
The proposed role of the Ta cap in suppressing the discussed extrusion mechanisms and
consequently the extrusion height and spread is conditional upon formation of a continuous, dense
and defect-free interface between the Ta cap and the Cu via, as schematically illustrated in 2.21.
Hence, studying the Ta cap thermo-mechanical behavior and cap-via interface characteristics in
more details is necessary which is the focus of the following chapter.
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CHAPTER 3: PHYSICAL AND MECHANICAL IMPACTS OF CAP
LAYER ON EXTRUSION

To further explain the observations in Chapter 2, good understanding of the cap layer characteristics is required. In particular, the crystallography of cap and quality of cap/via interface as
well as the stress state of the cap layer and its effect on the overall stress state of the Copper (Cu)
through-silicon via (TSV) structure are the important factors to be understood.
In this chapter, the cap layer crystallography and cap/via interface quality are investigated
by transmission electron microscope (TEM). The Cobalt (Co)-capped and tantalum (Ta)-capped
vias, whose extrusion results were demonstrated in the Chapter 2, are used for TEM characterizations. This investigation is to better understand the effect of cap layer on suppressing the outward
transport of Cu atoms. To explore the effect of annealing on the cap layer and cap/via interface,
same characterizations are carried out on an as-coated TSV samples. Multiple TEM techniques
are employed and results reveal a continuous, dense and defect-free interface between Ta cap layer
and the top surface of Cu via. However, the Co cap/via interface exhibits many voids and defects
indicating an undesired adhesion between the two materials. Furthermore, the curvature behavior
of the Ta cap thin film as well as the Cu TSV structures with and without the presence of a cap
layer are investigated to assist in understanding the thermo-mechanical effect of cap layer on extrusion. Substrate curvature method is used to investigate the thermo-mechanical behavior of TSV
samples during thermal cycling and the effect of cap layer on it. The results assist with explaining
the distinct effect of cap layer on the stress state of TSVs and consequently their mechanisms of
extrusion.
First, the experimental methods are described, followed by descriptions of the blind TSV
samples investigated for each test. Then the results of TEM study on the cap layer and cap/via
interface and the effect of cap layer on curvature of the TSV sample are presented, followed by a
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summary with discussion on the physical and mechanical influences of the cap layer on extrusion
mechanisms.

3.1
3.1.1

Experimental Methods
Transmission Electron Microscopy
To study the cap structure and cap/via interface, high resolution transmission electron mi-

croscopy (HRTEM, FEI/TecnaiTM F30-300kV ) was used. In-situ lift-out (INLO) technique was
employed to obtain site-specific TEM thin foils by using focused ion beam (FIB, FEI-T EM200).
To observe the atomic structure at the interface bright field (BF) imaging mode was employed.
BF imaging involves the formation of an image that is produced by the transmitted wave thorough
the very thin TEM sample. The regions of the image that appear dark are due to beam scattering,
while those regions that appear bright are due to the un-scattered, transmitted beam. Selected area
electron diffraction (SAED) as well as convergent beam electron diffraction (CBED) were carried
out to study the crystallographic features of Ta cap layer as it plays an important role in Ta behavior as a diffusion barrier. SAED is a TEM imaging method that involves using an aperture to
select the region of the sample to be imaged. This is useful in cases of polycrystalline materials,
in particular. If such a sample was to be imaged without a selected area aperture, the diffraction
patter (DP) would contain spots from several crystal orientations, making it virtually impossible to
identify and index the diffraction pattern. However, if the aperture was to be used, only selected
regions would be exposed to the electron beam, reducing the effects of polycrystallinity. CBED
is a technique that provides useful 3D information about the reciprocal lattice space. CBED result is the diffraction from a much smaller area than that of SAED, which needs to be operated in
scanning transmission electron microscopy (STEM) mode. STEM mode alignment lets the beam
to be converged and focused to much smaller areas with probe sizes down to 0.5 nm. Additionally, it does not require a thick sample to form “Kikuchi lines”, making it easier to navigate and
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index diffraction patterns. To investigate the crystalline structure of Ta cap grains, both SAED and
CBED were carried out. Dark Field (DF) imaging known as a method to image specific planes that
have diffracted in the DP was also used to further characterize the phase distribution in cap layer
and reveal further information about possible multi-phase structure. Furthermore, Energy Dispersive X-ray Spectroscopy (EDS) equipped on the TEM was employed to investigate the possible
occurrence of inter-diffusion at cap/via interface. EDS allows for the quantitative detection of all
elements ahead of Li in the periodic table. It is a robust tool for elemental analysis in combination
with TEM, with a nanometer resolution.

3.1.2

Curvature Measurement Method
The substrate curvature method uses an optical system to measure the bending of the sample

induced by thermal stress. This method has been widely used for stress measurement of thin films
and periodic line structures and was recently applied to TSV structures [20,89–91]. In this method,
an optical system using a scanning laser beam or multiple beams is used to measure the radius of
curvature of the sample [91]. As illustrated in Figure 3.1a, such a system consists of an optical lever
with two parallel laser beams. The 3D view of the optical path is shown in Figure 3.1a with key
components of the system tagged. A laser beam from the Helium-Neon (He-Ne) laser is split into
two parallel beams using a beam splitter prism and a mirror. The two parallel beams are reflected
onto the sample by another mirror facing the sample inside the vaccum chamber at a specific angle,
which also directs the reflected beams onto two position sensors. The low-CTE Invar sample stage
is located inside a vacuum chamber on a Cu heating box, which heats the sample up to 400 ◦ C, as
shown in 3.1b. Prior to any measurement, the chamber is vacuumed and then backfilled with N2 4%H2 forming gas to a pressure of about 100 torr to prevent oxidation of the sample. The system
is capable of in-situ measurement of the sample curvature as a function of temperature and time.
In this setup, the stage accommodates a sample in the shape of a beam, with a beam width of 4-5
mm and beam length of 45-50 mm and the bending along the beam length direction is measured.
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Figure 3.1: schematic of bending beam system used for curvature measurement. (a) optical path. (b)
vacuum chamber components.
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Figure 3.2: illustration of the curved sample and the values used for curvature calculation.(c) Illustration
of TSV sample used for curvature measurement.

To induce a sample curvature during heating or cooling, the sample should have asymmetrical
thermal expansion values at the top and bottom halves of the sample. Thus, only structures that
meet this requirement, such as thin film on a thick substrate and the blind vias used in this study,
are measurable by the curvature measurement bending beam method.
In the present set-up, the distance between the two laser spots is D = S0 and the distance
between the sample and the position detector is L, which are calibrated to be S0 =3.8 cm and L=2.6
m. Under thermal cycling, the sample bends and changes the distance between the two laser spots
on the detectors, S. the values used for curvature calculation are illustrated in Fig. 3.2. Based on
the geometry of the set-up, the curvature of the sample, κ, can be deduced as:

K=

S − S0
2S0 L
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(3.1)

3.2

Sample Description

3.2.1

Samples for TEM Characterization
Vias with known extrusion height from the samples studied in Chapter 2 were used for

TEM characterization. The samples were thinned down to < 100 nm to be able to transmit the high
voltage electron beam. Fig. 3.3 illustrates the cross section of the as-coated and annealed TEM
samples. The points of interest in these sample were the cap layer and Cu via/cap interface. The
Platinum (Pt) film was deposited on both samples to protect the top surface and provide enough
conductivity for proper imaging during ion milling. The as-coated sample was coated with 20
nm of gold (Au) right after the cap layer deposition and without unloading the sample from the
vacuum chamber to prevent the cap oxidation. The aluminum (Al) film in the annealed sample
is the reflective coating deposited after annealing and before WLI measurement. Hence it did not
affect the cap and/or cap/via interface.

Figure 3.3: Schematic cross section of TEM samples with cap layer (a) as-coated (b) annealed.
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3.2.2

Samples for Curvature Measurement
The sample used for the curvature measurements, referred to as "beam", was diced in a

different size than what was used for extrusion and TEM study, described in Chapter 2. Curvature
measurements was conducted on three separately prepared beams. 1- TSV-beam. Periodic patches
of TSV arrays were patterned on (001) silicon (Si) wafers. Each patch included a 6 × 6 arrays
of vias. The distance between the patches was 55 µm. The wafer was diced into 5 mm by 50
mm beams with the TSV arrays located near the centerline of the sample, as illustrated in Fig.
3.4. The distribution of TSVs was reasonably uniform across the beam, which allows relatively
uniform bending of the sample during the curvature measurement. The curvature change for both
the uncoated and Ta-capped TSV beam were measured. 2- Ta thin film beam. This sample was
tested to understand the curvature change of Ta film, individually, and with no influence of the Cu
via. Ta thin film beam contained 50 nm of cap material on a similar substrate to that of TSV but

Figure 3.4: Illustration of TSV sample used for curvature measurement.
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Figure 3.5: Illustration of negative and positive curvature occurring during heating and cooling in TSV
samples.

with no features on it. 3- Cu-etched beam. This sample was tested as a reference for the curvature
change of the substrate uninfluenced by Cu thermal expansion. The thin film and Cu etched beams
were diced into 5 mm by 50 mm strips as well. For all three structures, the diced strips were placed
with the TSVs, and Ta film facing downward in the chamber to allow laser reflections from the
backside of the Si strip. In such a setup, the sign convention of the bending curvature is defined in
Fig. 3.5.

3.3

Results

3.3.1
3.3.1.1

Tantalum Cap
Cap/Via Interface Characterization
The most important requirement of the cap layer is to have a high quality interface with Cu

via. The higher the coherency of the cap/Cu interface is, the more effective the cap layer would
perform as a diffusion barrier. In the high resolution bright field TEM images of Ta/Cu interface,
shown in Fig 3.6, the atomic layers of Cu were fully observable, but Ta appeared too dark to give
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any structural information. This was due to the fact that Ta is a very heavy metal and to be able to
see its atomic structure the sample should be much thinner than Cu. Overall, the BF images showed
dense interface between Cu and Ta with no defects, either before or after annealing. Unfortunately,
there was no success to see the crystalline atomic planes of Ta even with imaging super thin areas
and with longer exposure times. However, according to other reports [92–95], with the deposition
condition used herein, a crystalline structure was expected for Ta thin film. Crystallography of the
Ta film was further investigated and will be presented in section 3.3.1.2.
In addition to HRTEM images showing the formation of a dense and continuous interface
between the Ta cap and the Cu via, an EDS line scan was taken across the interface from the
cap layer to the via, which further revealed a sharp interface with no intermixing (Fig. 3.7). The
detection of oxygen in the EDS indicated that oxidation of the Ta film had occurred after the
deposition, however the Ta-O did not reach the Ta/Cu interface and was expected to have negligible
influence on the integrity of the Ta/Cu interface.

Figure 3.6: Bright field image of the via/cap interface a) as-coated b) annealed at 400◦ C for 1 hour.
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Figure 3.7: a) EDS line scan through Ta cap to study the diffusion of Cu at the interface and through the
cap, b) BF image of an area close by showing the atomic order of Cu and Ta at their interface.

3.3.1.2

Cap Crystallography
It is known that out of the two common phases of Ta, α-Ta and β -Ta, the later has a higher

resistivity [96]. So β -Ta cap would not be a desirable cap for TSVs as the interconnection in multilayered devices. Thus, it was important to further study the crystalline structure of the Ta cap. In
the first effort, to investigate the crystalline structure of Ta grains, SAED method was conducted.
The smallest objective aperture size available on the Tecnai TEM was 300 nm, however the under
study Ta cap was 50 only nm thick. Therefore detecting diffraction patterns from the surrounding
crystalline materials (Cu on the bottom and Al on top) was inevitable. To distinguish Ta diffraction
spots from its neighbors, reference diffraction patterns of adjacent Cu and Al grains were acquired
to be subtracted from the Ta diffraction patter (Figs. 3.8a and c). SAED comparison results showed
one distinct diffraction spot at the Ta/Cu interface diffraction pattern which did not belong to either
Cu or Al (3.8b). Hence a crystalline structure was suggested for Ta cap. However to reach a more
reliable analysis, more than one diffraction spots is desired. Since the diffraction spot attributed
to Ta was possessed a very small g-values (large d-spacing), higher magnification of diffraction
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Figure 3.8: a) Neighboring Cu grain diffraction pattern b) Cu/Ta interface diffraction pattern c) neighboring
Al grain diffraction pattern.

patterns was acquired as presented in Fig. 3.9.
Further diffraction patterns analysis along with structural calculations helped to confirm
that Ta cap layer had a crystalline structure, supporting other reports [92–95]. In Table 1 the
structural information of Cu, Al and two known phases of Ta are presented. According to structure
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Figure 3.9: a) Diffraction pattern form 4 new locations at the Cu/Ta interface focusing only on the planes
with large d spacing.

Table 3.1: Structural information of the existing elements in the area studied by SAED.
Materials Structure
α-Ta
BCC
β -Ta
Cu
Al

Lattice parameter (A)
3.306
a= 10.211
Tetragonal
c= 5.306
FCC
3.597
FCC
4.046
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factor of face centered cubic (FCC) systems, the first plane, with the smallest d-spacing, that can
diffract in FCC materials is (111), which for Cu would have a 2/d= 9.63 1/nm and for Al would
show up as diffraction spots with 2/d= 8.56 1/nm. Hence, any detected diffraction spot with 2/d
<8.56 1/nm cannot belong to either Cu or Al and consequently would be a Ta diffraction. Since
there were 2 set of planes with 2/d= 6.65 1/nm and 2/d= 8.13 1/nm observed in multiple diffraction
patterns, it could be concluded that the Ta cap had a crystalline structure. However, with SAED it
was difficult to find more precise and detailed information about the present Ta phase(s) in the cap
layer. Thus CBED technique was employed to obtain diffraction patterns from a smaller area on
the Ta cap.
Figure 3.10 and Table 3.2 show that the d-spacing of the diffraction spots in CBED patterns
for an annealed Ta-cap were closely matched to that of the theoretical values of α-Ta. On the other
hand, the diffraction patterns from the as-coated Ta cap layer revealed a β -Ta phase which is the
meta-stable phase reported for magnetron sputtered Ta films [93, 95].

Figure 3.10: CBED patterns for 2 different location at the center of the annealed Ta film with the probe
size of 2 nm.
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Table 3.2: CBED patterns analysis for as-coated and annealed Ta cap layer. Probe size of 2 nm was employed.
Sample

g-space
5.06
6.32
As-coated
8.33
12.86
4.245
7.75
9.09
Annealed
12.24
13.57
19.44
3.3.1.3

d-space α-Ta plane β -Ta plane
0.197628
NA
(322)
0.158228
NA
(313)
0.120048
NA
(821)
0.07776
NA
(845)
0.235571
(110)
NA
0.129032
(211)
NA
0.110011
(310)
NA
0.081699
(400)
NA
0.073692
(420)
NA
0.05144
(620)
NA

Effect of Cap on Curvature
Curvature measurements were carried out under thermal cycling for TSV beams and Ta

thin film structure. The temperature profiles used for curvature measurement was similar to what
was used for annealing the TSV samples described in Chapter 2, as shown in Fig. 3.11. Samples
were heated from room temperature (RT) to 400◦ C with 6◦ C/min heating rate, annealed at 400◦ C
for 1 hour and cooled with the natural cooling rate of the furnace, respectively. To subtract the
induced curvature by the substrate, nitric acid (HNO3 ) was used to remove the Cu in the vias
of a fresh TSV-beam. The TSV-beam without Cu (Cu-etched beam) was then measured under
identical thermal cycling profiles, and its curvature (∆κ etched ), was subtracted from that previously
obtained before Cu was etched off. A net curvature change, ∆κ uncoatedCu , obtained in this manner
represented the curvature behavior of Cu in the TSVs without cap layer. Similar measurement was
carried out on a Ta-capped TSV-beam and ∆κ cappedCu was deduced by the subtraction of ∆κ etched
as well as the curvature change of Ta film, herein called ∆κ Ta . To deduce ∆κ Ta , the curvature
change of a feature-less beam from the same TSV substrate was subtracted from a similar beam
with 50 nm of Ta film.
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Figure 3.11: Heating profile used for the curvature measurement.

The curvature change of uncoated and capped Cu TSVs are shown in Fig. 3.12. Similar to
other reports [20, 91], the curvature of both TSVs varied nonlinearly throughout the entire heating
portion. Both samples had an initial negative curvature with comparable values and experienced
an increase in curvature up to ≈ 200◦C. Uncoated Cu relaxed to smaller curvature by further increasing the temperature to 400◦ C and continued this trend during isothermal annealing as well.
In contrast, capped Cu nonetheless experiencing nonlinear undulations of curvature, did not have
much change in overall curvature by reaching 400 ◦ C and more importantly its curvature moved toward larger negative values during isothermal annealing. The curvature change of the two samples
during isothermal annealing are compared in Fig. 3.13. The curvature data in the first five minutes
of the isothermal annealing step is excluded from the plot to assure the temperature stability.
During cooling, both the uncoated and the Ta-capped Cu TSVs had linear curvatures similar to what is reported for TSV samples in other reports [20, 91]. Reaching the end of the test,
the uncoated Cu TSV sample fully relaxed by reaching a curvature value of zero at ≈75◦ C and
by further cooling experienced small positive curvatures. The capped Cu TSV sample although
considerably relaxed in comparison to the original condition, did not reach a full relaxation.
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Figure 3.12: Comparison of the curvature change for uncoated and Ta-capped sample during heating,
isothermal annealing at 400 ◦ C and cooling.

Figure 3.13: Comparison of the isothermal curvature behaviors for uncoated and Ta-capped sample during
1 hr of annealing at 400 ◦ C.
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3.3.2

Cobalt Cap
Suggested by AFM and SEM studies in Chapter 2, although effective in some areas, Co cap

layer failed in thoroughly suppressing Cu extrusion, which resulted in large discreet Cu bumps on
the via surface. Considering the important role of via/cap interface quality in suppressing extrusion,

Figure 3.14: TEM image of Co-capped via cross section.
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Co cap/via interface was investigated by TEM. High angle annual dark filed (HAADF) images of
a Co-capped TSV in Fig. 3.14 showed an unsatisfactory adhesion between Cu and Co. Many
cracks and voids were observed at Co cap/Cu interface which could explain the ineffectiveness of
Co cap in controlling the extrusion. Since Co was learned unsuccessful as a cap layer, further TEM
characterizations and curvature measurements were not carried out on Co-capped samples.

3.4
3.4.1

Discussion
Ta Cap Characteristics
The results in Fig. 2.16 and 2.17 showed that the thin Ta cap layer was very effective

in reducing the magnitude and spread of via extrusion. Ta is known to form good adhesion to
Cu and has been used to reduce the mass transport at the Ta/Cu interface during electromigration
[97]. The free top surface of an uncoated via serves as vacancy sinks to facilitate the operation
of time-dependent deformation mechanisms. The as-deposited Ta was shown to form a dense and
continuous interface with Cu to effectively reduce the vacancy sources at the top of the via. The cap
layer therefore would be effective in hindering the operation of diffusion creep and grain sliding
and result in the observed reduction of extrusion. Suppressing surface diffusion through the application of a passivation film has been reported and shown effective in reducing diffusional creep by
inhibiting the source of migrating atoms or vacancies [18, 81–83]. Illustrations of the relaxation
mechanisms in unpassivated and passivated film, as well as the thermo-mechanical behaviors of
unpassivated film, are shown in Fig. 3.15 .
In addition to suppressing mass transport by diffusion, mechanical constraint by the metallic cap is another possible mechanism to suppress dislocation creep and reduce the extrusion height.
Past studies have shown that as a result of geometrical confinement by the surrounding Si, large
stress concentration occurs near the top of the TSV, especially near the via/liner interface [49].
The presence of a cap layer with proper adhesion to the via surface will alter the stress state by
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Figure 3.15:

Stress relaxation mechanism for (a) unpassivated and (b) passivated films for T<0.5Tm.
In unpassivated film, stresses are relaxed by glide and constrained diffusional creep. In passivated film,
stresses are relaxed only by dislocation glide. (c) Illustration of stress evolution in unpassivated Cu film
during thermal cycling. Shaded area is the average stress relaxed by diffusional creep. [18]

adding additional confinement in the vertical direction, and therefore can reduce the stress gradient driving plastic deformation. Looking at the SiO2 cap/via interface of the samples presented in
Chapter 2, the SiO2 amorphous structure was expectedly observed at the vicinity of crystalline Cu
(Fig. 3.16). Consequently, the Cu/SiO2 interface was not dense, compared to what was observed
between Cu and Ta. Also, in both HRTEM image and further EDS measurements on SiO2 coated
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Figure 3.16: HRTEM image of top surface of a via capped by 50 nm SiO2 .

vias, shown in Fig. 3.17, Cu had diffused through SiO2 toward the protective Au layer on top of
SiO2 forming a Cu/Au alloy on top of the cap layer. This observation supported the fact that SiO2
was not controlling the diffusion of Cu and its only potential role was counted to be a mechanical
confinement. Although mechanical confinement reduced the extrusion height in some SiO2 coated
vias, suggested by more number of vias at the low tail of the distribution curve, it had no effect on
the variation of extrusion due to its low quality interface with Cu. These results can explain the
large extrusion heights and variation in SiO2 coated vias displayed in Figures 2.16 and 2.17.
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Figure 3.17: EDS elemental map of top surface of a via coated by 50 nm SiO2 .

3.4.2

Ta Cap Layer Curvature-Temperature Behavior
For Cu thin film, substrate curvature method has been extensively used to study the defor-

mation mechanisms for both passivated and unpassivated films, which were found to be different
from that of Cu TSVs [18, 81, 83, 90, 98]. Distinct curvature behavior of Cu TSVs reflects the
distinguished thermo-mechanical characteristics and stress states in TSVs.
The nonlinear curvature-temperature relation during heating of the uncoated TSV sample
can be primarily attributed to stress relaxation by grain growth. Similar curvature behaviors due to
grain growth have been observed for Cu thin films [99, 100]. Disappearance of grain boundaries
due to grain growth and the reduction in excess volume is favored under compressive stress induced
during heating [101]. Moreover, The triaxial stress in the Cu via, in contrary to the known biaxial
stress in Cu thin film structure, results in local plastic deformations primarily near the top and bot-
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tom of the vias, while most of the via remained elastic [20, 55]. During cooling, with the Cu grain
structure stabilized, the curvature in the uncoated vias behaved linearly which is attributed to the
elastic deformation. The combination of nonlinear curvature during heating and linear curvature
during cooling led to the accumulation of a residual curvature and thus a residual stress at the end
of the cycle. The magnitude of the residual curvature is known to be directly dependent upon the
peak temperature in the heating cycle [102]. This is due to the direct dependence of grain growth
and consequently stress relaxation upon the peak temperature in the heating cycle [103, 104]. In
general, it is stress relaxation due to microstructure evolution and plastic deformation during the
heating cycle that determines the residual stress in the TSV structure at the end of the cooling
cycle. Fig. 3.12 showed that both uncoated and Ta-capped vias experienced non-linear curvature
behaviors during heating that is related to stress relaxation in Cu. Different behavior in Ta-capped
vias can be attributed to the additional confinement of Ta cap that may affect on the stress state and
stress relaxation mechanisms, consequently. Furthermore, Slopes of the cooling curvatures were
almost identical in uncoated and Ta-capped samples, suggesting that the elastic properties of the
Cu vias were not affected by the grain growth, likely due to the isotropic grain orientation.
However, the distinguishable difference between the curvature behavior of uncoated and
Ta-capped vias occurred during the isothermal annealing. As shown in Figure 3.13, both samples
had negative curvatures at the beginning of the isothermal annealing, suggesting that both vias had
reached the compressive stress states. Comparing to the uncoated sample, the Ta-capped via was
subjected to a larger compression, as seen by the relative positions of the two curves in Figure
3.13. During isothermal annealing, the curvature of the uncoated Cu began to relax to become less
negative, while the curvature of the Ta-capped Cu continued to decrease to become more negative
at the end of annealing. The observed curvature behavior was consistent with the proposed role
of the Ta cap in suppressing Cu diffusion. While the uncoated sample experienced a decrease
in compressive stress by diffusional creep, the obstruction of grain boundary diffusion effectively
suppressed the stress relaxation in the capped via, an effect that has been seen in passivated thin
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films and confined lines [18, 105]. The compressive stresses induced by Ta cap on the top of the
via can oppose the motion of dislocations and reduce extrusion due to dislocation creep as well.
The CTE mismatch in Ta and Cu could contribute to local compressive stress near the top the
via. Additionally, it is reported that Ta thin film experiences a sudden and large change of stress
from compressive to tensile due to β -Ta to α-Ta phase transformation at temperatures between
300◦ C to 800◦ C depending on the Ta film thickness [93, 95, 106]. As CBED patterns analysis for
each as-coated and annealed Ta cap layer shown in Table 3.2 suggested, the β -Ta to α-Ta phase
transformation in the cap layer could be another factor to induce increasing compressive stresses
on Cu via by experiencing a tensile stress in the film.
The tendency for stress to relax in the via can act as the driving force for stress induced
voiding in both the uncoated and the Ta-capped vias [107,108] and the effect will be stronger for the
uncoated vias. The driving force for stress induced voiding will be affected by local stress gradient
and the anisotropic elastic properties of the Cu grains. Further analysis of voiding will require
more detailed stress analysis and more quantitative microstructure characterization discussed in
Chapter 5.
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CHAPTER 4: EFFECT OF PITCH DISTANCE ON MORPHOLOGY AND
STATISTICAL VARIATION OF EXTRUSION

The center-to-center spacing of the vias, i.e. the pitch distance (p), is an important design
parameter for three-dimensional integrated circuits (3D ICs). While the effect of pitch distance
on thermal stress has been studied [109], there is scant literature on the effect of pitch distance on
via extrusion and its statistics. Che at al. [110], studied the effect of pitch on through-silicon via
(TSV) extrusion with numerical methods only, while a few other reports showed the effect of pitch
on the extrusion in a very small number of vias [19,111]. Understanding the effect of pitch distance
on the statistical variation in via extrusion is crucial because the overall back-end-of-line (BEOL)
reliability of a device containing numerous TSVs with various pitch distances will be determined
by the weakest link in the system, i.e. vias with the highest extrusion.
In this chapter, the effect of pitch distance on the morphology and statistical variation of
extrusion in copper (Cu) TSVs and its underlying mechanisms is investigated. Extrusion statistics
of a group of 300 vias each are obtained from TSV samples with different pitch distances. A
notable increase of the magnitude of extrusion is observed in vias with smaller pitch distance, yet
the extrusion spread of the two groups of TSVs are similar. In addition, the morphologies of the
extruded vias are characterized and categorized. The results suggest that the overlapping of stress
fields from neighboring vias result in larger stress in the small-pitch vias, which subsequently
lead to high extrusion at the via top surface. Knowing the stress enhancement tends to be more
pronounced around the via peripheral, combined with the microstructure features of the vias lead
to different morphologies with different populations in the two groups of vias. The morphologies
of the extruded vias are also related to the operation of different deformation mechanisms in the
vias. The statistical variations of via extrusion, which are similar in both groups of vias, are related
to the stochastic nature of the via microstructure. Finally, it is demonstrated that by using a thin
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cap layer of tantalum (Ta) to suppress the vacancy sources at the via top surface, a pronounced
reduction of extrusion is achieved in vias of both pitch distances.

4.1
4.1.1

Experimental Methods
Focused Ion Beam
To reveal the microstructure at the top surface of the via, the surface coatings (aluminum

(Al) reflection layer on the uncoated vias and Al + Ta on the Ta-capped vias) and the extruded
Cu were removed by focused ion beam (FIB) milling. The FIB milling was carried out with the
via axis tilted at 90◦ with respect to the ion beam. Care was taken with low current ion beam to
remove less than 100 nm of Cu below the original surface of the via. 48 uncoated vias and 30
Ta-capped vias, which have extrusion values that correspond to the low tail and middle of the
extrusion distribution curve show in Fig. 2.17, were accessible by FIB milling. After milling,
10 nm of gold (Au) was sputtered on the samples prior to imaging for better conductivity in the
surrounding substrate. This Au thin film was removed from the top surface of the via in the first few
seconds of imaging. Low current FIB secondary electron images were taken for these vias, where
grains with different orientations showed different contrasts due to the ion channeling effect [112].
In this effect, depending on the grain orientation, ions penetrate to different depth of the atomic
layers before collision. The channeled ions have lower milling rate and result in lower yields of
secondary electrons which make for darker areas in the image. While the grains with high collision
rate and higher number of secondary electrons will appear bright in the image [112, 113]. Since
polycrystalline materials have grains with different orientations, the resulted contrast between the
grains assist with determining the grains size and location, as illustrated in Fig. 4.1.
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Figure 4.1: (a) Illustration of ions penetrating to various depth in grains with different orientations describing the ion channeling effect, (b) schematics of revealing the microstructure in Cu TSVs using ion
channeling effect in FIB.

4.1.2

Sample Preparation and Annealing
A sample containing two distinct arrangements of TSVs was diced from the wafer and

cleaned, the process of which was described in details in Chapter 2. To induce extrusion, similar
annealing condition to what was used throughout this work was employed at 400◦ C for one hour in
a forming gas (N2 -4%H2 ) atmosphere. The heating rate was 6◦ C/min and the sample was furnace
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cooled to room temperature.

4.1.3

Extrusion Characterization
After annealing, the sample was cut into two halves that contained both TSV arrangements.

On one half, 150 nm thick aluminum (Al) film was deposited to enhance the surface reflectivity and
the surface morphology of 300 vias for each pattern were measured by white light interferometry
(WLI). All the vias measured and used in the statistical analysis were away from the free edge
of the sample. The extrusion morphology were analyzed using a modular program [114] and
the average extrusion (∆avg ) and maximum extrusion (∆max ) of each via were obtained. Since
maximum extrusion is the most pertinent to the reliability of a device, analysis and discussion in
the rest of this chapter would be focused on the maximum extrusion. On the other half of the
sample, for selected vias, after imaged by scanning electron microscopy (SEM), the extruded Cu
was removed by FIB.

4.2

Sample Description
The TSVs used in this chapter were blind vias fabricated by a standard via-middle process

in a 750 µm thick (001) silicon (Si) wafer [5]. No post-plating annealing was performed after
the overburden was removed by chemical-mechanical polishing (CMP). The via dimension was
5.5 µm (diameter) × 50 µm (height) and there was a silicon oxide (SiO2 ) layer of 2 µm on the
wafer surface surrounding the Cu vias, as illustrated in Fig. 4.2a. There were also a 0.4 µm oxide
liner and 0.1 µm Ta barrier layers at the via side wall. Two via patterns with different via pitch
distances, p, were fabricated in the same wafer. The large-pitch pattern contained a regular square
arrangement of vias with p= 40 µm along the [110] and [110] directions (Fig. 4.2b). The smallpitch pattern contained a distorted hexagonal arrangements of vias with the smallest pitch of p=10
µm along the [110] direction (Fig. 4.2c). Additionally, a set of large-pitch and small-pitch samples
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Figure 4.2: (a) Cross-sectional view of the blind via structure. Illustrations of one repeating unit of (b) the
large-pitch pattern and (c) the small-pitch pattern.

identical to those described earlier were coated with 50 nm of Ta using a deposition procedure
described in Chapter 2. These samples were called “capped large-pitch” and “capped small-pitch”,
respectively.

4.3
4.3.1

Results
Extrusion Height Statistics
The normal percentile plots of the maximum extrusion for both pitches were presented in

Fig. 4.3. A wide spread of extrusion values was observed regardless of the pitch distances. Both
curves exhibited a bimodal behavior, where a kink at around 70th percentile separated each curve
to two segments of similar slopes, and there was an average shift of the small-pitch curve to higher
values. At 618 nm vs. 613 nm, the extrusion range was slightly larger in the large-pitch sample
than in the small-pitch sample, although the difference was minimal. The bimodal distributions
were further shown in Fig. 4.4a and 4.4b, where histograms with fitted normal probability density
functions were plotted for each group of vias. The normal distribution mean, standard deviation
(StDev), as well as the sample size (N), were shown for each mode in the inserts of Figs. 4.4a
and 4.4b. The effect of smaller pitch distance in increasing extrusion was quantitatively seen
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Figure 4.3: Normal percentile of the maximum extrusion for 300 large-pitch vias and 300 small-pitch vias.

by comparing the mean parameters, which showed that mode 1 and mode 2 of the small-pitch
vias were shifted by 303.3 nm and 316.5 nm from their large-pitch counterparts. Comparing the
standard deviation parameters suggested that as pitch decreased, the two extrusion modes were
slightly more peaked and less spread out in the small-pitch sample. In both samples, mode 1
contained a larger number of vias, especially in the small-pitch sample.
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Figure 4.4: Histograms with fitted normal probability density functions for 300 (a) large-pitch and (b)
small-pitch vias.
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4.3.2

Extrusion Morphology Statistics
Examining the extrusion morphologies of the 600 vias measured by WLI revealed a variety

of surface features. In some vias, the extruded Cu bumps were almost exclusively at the peripheral
of the vias, and in other vias, extrusion height varied across the entire via. To classify the extrusion
morphologies, the via surface was divided into two regions with equal area (50% each), containing
a concentric inner region and the annulus. Based on how much extrusion fell in each region, the
extrusion morphologies were classified into two categories. In the first category, referred to as
“granular” morphology, the inner and outer 50% of the vias exhibited comparable average extrusions regardless of where the maximum extrusion occurred. In the second category, referred to as
“annular” morphology, the maximum extrusion occurred in the outer 50% of the via surface and
the average extrusion of the outer region was more than 5 times that of the inner region. A representative WLI image for each morphology was shown in Fig. 4.5a and 4.5b, respectively, where
the dashed lines marked the circumferences of the vias and the boundaries between the inner and
outer regions.
Varying the pitch distance changed the population and distribution of each extrusion morphology. To visualize this effect, distribution histograms of the granular and annular morphologies
in the large-pitch and small-pitch samples were shown in Fig. 4.6, where the fitted normal distribution curves were superimposed. The mean, standard deviation (StDev), and the sample size
(N) for each morphology in each mode of the two samples were shown in the inserts. Comparing
the mean values indicated quantitatively that the extrusion of the two morphologies in each mode
were shifted to larger values when the pitch distance was reduced. For each pitch, the mean values
of the two morphologies in each mode were nearly similar. In every morphology and mode, except the annular shape vias in mode 2, the standard deviation value was smaller in the small-pitch
vias, indicating tighter extrusion distributions in vias with smaller pitch distance. Furthermore,
the standard deviation parameters in both small- and large-pitch samples showed that the spread of

75

Figure 4.5: (a) WLI surface profile and the height profile along A1 − A2 in a “granular” via. (b) WLI
surface profile and the height profile along B1 − B2 in an “annular” via.

extrusion for the granular morphology was slightly larger in both modes. In the large-pitch sample,
there were 183 vias with the granular morphology, making it the dominant morphology. Granular
morphology was also the dominant morphology in each individual mode in the large-pitch sample.
When the pitch distance decreased, there was a notable increase of vias with annular morphology
in the small-pitch sample and a corresponding decrease of the granular shaped vias (140 granular
vs. 160 annular). Annular morphology was also the dominant morphology in each individual mode
of the small-pitch sample.
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Figure 4.6: Histograms of the granular and annular morphologies in each extrusion mode for (a) large-pitch
and (b) small-pitch vias.
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4.3.3

Effect of Cap on Extrusion
The maximum extrusion was determined for 300 vias each in the capped large- and small-

pitch samples and the normal distribution plots were shown in Fig. 4.7.
In comparison to the case of the uncoated vias (Fig. 4.3), a considerable reduction of the
maximum extrusion was observed in both capped samples. The 99th percentile of the maximum
extrusion was 311 nm for the capped large-pitch vias and 412 nm for the capped small-pitch vias,
which were 69% and 68% reductions from their uncoated counterparts. The extrusion range was
also considerably reduced for both the capped large- and small-pitch vias. An extrusion range of
247 nm for large-pitch vias and 341 nm for small-pitch vias were recorded, which were over 2.5fold and 1.5-fold reductions from their uncoated counterparts. The shift between the small-pitch
and large-pitch curves was also greatly reduced by the cap layer and the kinks in the distribution
curves disappeared. Furthermore, morphological study on the capped vias from both samples

Figure 4.7:

Normal percentile of the maximum extrusion for 300 Ta-capped large-pitch vias and 300
Ta-capped small-pitch vias.
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Figure 4.8: WLI extrusion profile of a capped small-pitch via with local dome shape extrusion morphology.

revealed the complete disappearance of the annular and granular extrusion morphologies, which
were replaced by a smooth “dome shape” morphology. An example of the dome shape morphology
was shown in Fig. 4.8.

4.4
4.4.1

Discussion
Effect of Pitch Distance on Stress
The expansion of Cu at high temperatures, when constrained by the surrounding Si, sub-

jects the Cu via to large compressive stress, which will drive Cu extrusion. Finite element analysis
(FEA) has been used to investigate the effect of pitch distance on stress and extrusion in TSVs.
[19, 20, 110]. Suggested by literature, by decreasing the pitch distance, the stress driven plastic
deformation is enhanced in the Cu vias due to the superposition of stress fields from neighboring
vias (Fig. 4.9) [19]. It is also observed that larger von-Mises stress piles at the via peripherals
and near the top surface due to the triaxial stress state in those locations (Fig. 4.10) [20]. Using
FEA, the effect of pitch distance on the stress inside the present Cu vias was examined. 3D FEA
models were constructed for the small-pitch and large-pitch patterns using the linear 3-D solid
elements (C3D8R) in a commercial package, ABAQUSr . Symmetric boundary conditions were
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Figure 4.9: Von-Mises stress distribution (top view) for different pitch distances between P=20 µm to
P=40 µm [19].

Figure 4.10: (a) Von-Mises stress contours and deformation of TSV by an elastic-plastic FEA model. (b)
Equivalent plastic strain for a TSV [20].
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Table 4.1: Plastic properties of Cu used in FEA [23].
Stress (MPa)

Strain

120
121
186
217
234
248

0
0.001
0.004
0.01
0.02
0.04

applied to simulate the periodicity of the patterns, while the upper surface was traction free and the
bottom was fixed. The thin barrier and liner layers on the via side wall were ignored in the model.
All materials were assumed isotropic with ECu = 110GPa, νCu = 0.35, αCu = 17ppm/K, ESi =
130GPa, νSi = 0.28, αSi = 17ppm/K, E(SiO2 ) = 72GPa, ν(SiO2 ) = 0.16, α(SiO2 ) = 0.55ppm/K.
A thermal load of ∆T = 375◦ C was considered, which corresponded to heating from room
temperature to 400◦ C. First, an elastic model was used to examine the distribution of the von-Mises
stress, σv , which was the effective shear stress driving plastic deformation [20]. In Fig. 4.11, for
a via in each pattern, the calculated von-Mises stress contours were shown for the via top surface
(top view) and the top 5µm of the via (side view). In both cases, larger von-Mises stress was
clearly seen at the via peripherals and near the top surface due to the triaxial stress state in those
locations. The von-Mises stress level was elevated in the small-pitch via due to the overlapping
of stress fields from neighboring vias. Using a plastic model with the hardening behavior of Cu
described in Table 4.1 [23], the equivalent plastic strain, εeq , was calculated for a via in the two via
patterns. Shown in Fig. 4.12, larger εeq was observed in the top of the small-pitch via, especially
along the peripheral of the via. These results showed that reducing the pitch distance led to higher
von-Mises stress to drive more plastic deformation in the small-pitch via and the effect was more
pronounced along the via peripheral.
In an actual via, both microstructure and time dependent deformation processes play im-
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Figure 4.11: Von-Mises stress contours for a large-pitch via and a small-pitch via.

Figure 4.12: Equivalent plastic strain for a large-pitch via and a small-pitch via.
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portant roles in the plastic deformation of the vias. Although these factors are not considered in the
FEA models, these observations are still useful in providing a general depiction of how reducing
the pitch distance could increase stress, particularly near the via peripheral, which in turn promotes
plastic deformation and enhanced Cu extrusion.

4.4.2

Effect of Pitch Distance on the Extrusion Behaviors
The thermal stress is known to drive the plastic deformation near the top of the via to

manifest as via extrusion. Under the test conditions, several deformation mechanisms are known
to be operative in the TSVs, including dislocation glide and climb, creep and grain boundary sliding
accommodated by grain boundary diffusion, and interfacial sliding [15, 60, 65, 88]. Depending on
the microstructure of the via and the stress it was subjected to, one or more mechanisms could
dominate to result in the observed morphology and height variations.

Figure 4.13: (a-c) SEM images at 45◦ tilt of a via with mode 1 granular morphology at 863 nm extrusion,
a via with mode 1 annular morphology at 809 nm extrusion, and a via with mode 2 annular morphology at
1260 nm extrusion. (d-f) Corresponding FIB images of the vias in (a-c). Note that the vertical and horizontal
lines in (d) and (e) were artifacts from FIB milling and imaging.
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For two small-pitch vias with similar maximum extrusion values of 863 nm and 809 nm
that belonged to mode 1 of the extrusion statistics, SEM revealed that one via had granular morphology with distinct local bumps (Fig. 4.13a) and the other via had annular morphology, where
the protrusion was relatively uniform at the via peripheral, connecting to a ring (Fig. 4.13b). The
corresponding FIB grain contrast images in Figs. 4.13d and 4.13e qualitatively revealed very different grain structures at the top surface of these two vias. In the via in Fig. 4.13a, several grains
and high density of grain boundaries could be seen in both the inner and outer regions (Fig. 4.13d).
The grain contrasts suggested the possible existence of grain boundaries with large misorientation
angles. It was known that the diffusion of the Cu atoms along grain boundaries and toward the
free surface depended on the misorientation of neighboring grains and the grain boundary energies
[60, 67]. The appearance of localized granular extrusion in Fig. 4.13a was evidence that grain
boundary diffusion creep and grain boundary sliding acted as the dominant mechanisms in this
via. The protruded Cu and the grain boundaries did not seem to have a precise one-to-one correspondence, which further indicated the concurrence of grain boundary diffusion creep and grain
boundary sliding. On the contrary, for the via in Fig. 4.13b, except for a few small grains at the 6
o’clock and 11 o’clock positions at the peripheral, the majority of the via appeared in one contrast,
suggesting that any grain boundaries, if existed in the interior of the via, had small misorientation
(Fig. 4.13e). Such a microstructure would have limited grain boundary diffusion in the inner region
of the via to instead favor dislocation creep that involved dislocation glide and climb [79]. This was
consistent with the absence of mass accumulation in the interior of the via and the formation of a
ring of extrusion around the via peripheral. The presence of some small grains at the via peripheral
could accommodate grain boundary diffusion to drive extrusion, but the extent was expected to be
small. In TSVs, interfacial diffusion and sliding at the via sidewall could drive via extrusion [115],
but under the test condition in this study, no evidence of interfacial sliding was observed to cause
the observed extrusion. In Figs. 4.13c and 4.13f, the SEM and FIB images were shown for another
small-pitch via of the ring shape morphology that belonged to mode 2 of the distribution statistics.
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Figure 4.14: SEM image at 45◦ tilt of TSV arrays at the free edge of the small-pitch sample with the edge
vias highlighted.

At an extrusion value of 1260 nm, this via contained multiple grains with large contrast. Granular
features (highlighted by arrows) were seen at the inner region of the via along with large protruded
bumps at the peripheral. These microstructure and morphology features indicated the occurrence
of both grain boundary diffusion creep, grain boundary sliding, and dislocation creep. Comparing
the via in mode 2 (Fig. 4.13c) with the via in mode 1 (Fig. 4.13b) suggested that the concurrent
operation of multiple deformation mechanisms under certain microstructure conditions could be
a reason for the observed bimodal protrusion behavior. The smaller probability for a via to have
such a stress and microstructure combination as that in Fig. 4.13c resulted in the smaller number
of vias in mode 2. Quantitative correlation of the extrusion morphology with microstructure would
require detailed microstructure analysis by techniques such as electron backscatter diffraction.
Comparing the large-pitch and small-pitch samples, it was shown that the overall stress
level in the small-pitch vias was higher due to via proximity. The higher stress drove more plastic
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deformation, leading to the overall larger extrusion in the small-pitch vias. FEA also suggested that
when the pitch is reduced, the stress enhancement is more pronounced around the via peripheral.
Since the stress dependence of dislocation creep was stronger than that of diffusional creep and
grain boundary sliding [79, 116], higher stress in the small-pitch vias led to enhanced dislocation
creep, especially near the via peripheral. As a result of their different stress levels, more annular
morphology was observed in the small-pitch vias and more granular morphology was observed in
the large-pitch vias. The effect of stress on extrusion morphology can also be seen by observing
the vias at the free edge of the small-pitch sample. Highlighted in Fig. 4.14, the row of vias closest
to the free edge had less constraint and therefore was subjected to lower stress than the vias further
away from the edge. In these vias, stress was insufficient to drive considerable dislocation creep
and the deformation was mainly driven by grain boundary diffusion creep. This was consistent
with the appearance of sporadic bumps in the vias and the absence of continuous ring features.
Electroplated Cu TSVs were shown to have randomly orientated grains without a distinct
texture [14, 15]. The small-pitch and the large-pitch samples were cut from the same wafer and
were expected to have similar microstructural variance. The large statistical variation of extrusion seen in both samples (Fig. 4.3) were attributed to the microstructural variance existed in the
samples. In each extrusion mode, the standard deviation parameter of the granular morphology
was larger than that of the annular morphology regardless of the pitch distance (Fig. 4.6), suggesting the stronger influence of microstructural variation on the granular morphology. Hence, the
slightly larger extrusion spread of the large-pitch sample was related to the higher number of vias
with granular extrusion, where deformation was predominantly accommodated by grain boundary
diffusion. Yet, the difference in the extrusion range was very small between the small- and largepitch samples, suggesting that despite of the dominant mechanisms, the statistical variability of
Cu microstructure still played the most critical role on the statistical spread of extrusion. This observation also suggested that if the microstructure were not optimized, using approaches based on
physical design and post-plating annealing would not be able to control the statistics of extrusion,
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as seen by work reported in literature [13, 61, 62].

4.4.3

Effect of Cap Layer in Minimizing Pitch Impact
Not only would the statistical variation of via extrusion be detrimental to the reliability

of a 3D IC, the change of extrusion due to pitch distance would also be undesirable in a 3D IC
that contained vias with different pitch distances. In Chapter 2, it was demonstrated that Ta cap
layer was effective in reducing the magnitude and range of Cu extrusion. The effect of a cap
layer on the extrusion behaviors of vias with different pitch distances was demonstrated herein.
The free top surface of an uncoated via served as vacancy sinks to facilitate the operation of timedependent deformation mechanisms. The as-deposited Ta was previously shown to form dense and
continuous interface with Cu to effectively reduce the vacancy sources at the top of the via. The
cap layer therefore would be effective in hindering the operation of both dislocation creep, grain
boundary diffusion creep, and grain boundary sliding despite of the pitch distances to result in the
observed reduction of extrusion and the disparities between the two samples. The Ta cap layer
could also induce a compressive stress on the top of the via to oppose the motion of dislocations
and reduce extrusion (Chapter 3). The peaks of the domes were detected in varied locations within
the vias, which could again be traced to the stochastic microstructure in Cu vias. However, as
the statistical extrusion spread in the uncoated vias was driven by microstructure accommodated
operation of the deformation mechanisms, suppressing the deformation in the capped vias led to a
reduced spread of extrusion in both samples despite of the microstructure variations. In this case,
the larger variation observed in the capped small-pitch vias was mainly attributed to the higher
stress caused by via proximity. The effective reduction of extrusion difference in capped TSVs
with different pitch distances, suggested the supportive role of cap layer in addressing extrusion,
if combined with microstructure modifications. The effect of microstructure on extrusion behavior
and mechanisms will be further discussed in Chapter 5.
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CHAPTER 5: EFFECT OF MICROSTRUCTURE ON EXTRUSION
MECHANISMS AND MORPHOLOGY1

Copper (Cu) microstructure is known to play an important role in various mechanisms
of through-silicon via (TSV) extrusion and more importantly in governing the dominant mechanism(s) [14, 15, 60]. Furthermore, electroplated Cu TSVs is shown to have randomly orientated
grains without a distinct texture [12, 15]. Thus, the variation in Cu extrusion is greatly attributed
to the stochastic nature of its microstructure. In previous chapters, a promising approach was
proposed and demonstrated that can reduce both the height and range of extrusion by applying
tantalum (Ta) cap layer on the top surface of the vias. In this chapter, the effect of Ta cap layer
and its mechanism in controlling via extrusion are further studied from the microstructure point
of view. Vias from each of the uncoated and Ta-capped samples studied in Chapter 2 are selected
for microstructure investigation. Focused ion beam (FIB) milling and imaging are employed to
reveal the microstructure on the top surface and cross section of the vias. Additionally, electron
backscatter diffraction (EBSD) technique is conducted for further microstructural analysis. Based
on the experimental observations, the role of the cap layer in suppressing Cu diffusion is discussed.

5.1

Experimental Methods

5.1.1

Electron Backscatter Diffraction
EBSD measurement was carried out in a scanning electron microscopy (SEM) equipped

with an EDAX r camera for collection of EBSD patterns. EBSD has long been employed to
analyze crystal structure based on the Kikuchi bands diffraction patterns which are formed from
the Bragg diffraction of scattered electron beam [117, 118]. Fig. 5.1 depicts the formation of
1

c 2019 IEEE. Part of this chapter is reprinted, with permission, from [67].
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Figure 5.1: Schematic of the Kikuchi bands formation by the projection of Kossel cones [21].

kikuchi bands from the diffraction cones. According to the bands width, which is determined by
Bragg angle and by intersection of at least three bands, the crystal orientation is acquired [119].
For the current TSV sample, EBSD collection was conducted using an electron beam with
30 kv voltage scanning the top surface of the vias at a 20 mm working distance, -70◦ of tilt, and a
step size of 30 nm. The diffraction data was acquired by EDAX T EAM

TM

software and analyzed

using EDAX OIMAnalysis7r , which automatically analyzes the Kikuchi patterns and provides
information about grains orientation, grain boundary locations and misorientation angles. Then
the acquired data was processed through filtering and clean up steps to eliminate the video signals
with low confidence index.

5.2

Sample Description
Considering the substantial effect of stress distribution near the top surface in TSV samples

[20], studying the top surface microstructure in vias with known extrusion is expected to provide
useful information about the extrusion-microstructure relationship. Thus, a group of vias from the
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Figure 5.2: FIB image of a TSV sample with five rows of vias close to the free edge and prepared with FIB
milling for EBSD measurement.

uncoated and Ta-capped samples, described and studied in Chapter 2, were chosen for microstructure analysis (Fig. 5.2). Since the closest row of the vias was over 300 um distant from the sample
free edge, the sample was mechanically side-polished to minimize the edge-to-via distance prior
to FIB milling. FIB milling and top surface imaging process was similar to that described earlier
in section 4.1.1. Similar preparation and imaging method was carried out on selected vias cross
section as well.
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5.3
5.3.1

Results
Extrusion-Grain Size Correlation
The FIB images of the 48 uncoated vias and the 30 Ta-capped vias were shown in Figs.

5.3 and 5.4, respectively. In these figures, the vias enclosed by the green boxes have low extrusion
values that correspond to the low tails of their respective distribution curves, and vias enclosed by
the red boxes have large extrusion values that belong to the middle-to high tail of the distribution
curves. The rest of the vias have extrusion values that fall in between.
Although qualitative, the grain contrast in the FIB images can be used to examine the size
and distribution of the grains on the surface of the vias. In the uncoated sample (Fig. 5.3), the four
vias with small extrusion values (enclosed in the green box) have large grains, or a small number
of grains. In comparison, the six uncoated vias that have large extrusion values (circled by the red
box) have small grains, or a large number of grains. Overall, in the uncoated sample, vias with a
larger number of grains tend to have higher extrusion values, suggesting a correlation between the
number of grains at the surface of the via and the extrusion values. On the other hand, in the Tacapped sample (Fig. 5.4), no clear difference in terms of the number of grains can be seen between
the four vias with small extrusion values and the one via with the large extrusion value. Unlike the
uncoated vias, the Ta-capped vias did not seem to show a correlation between the number of grains
on the via surface and the magnitude of extrusion.
Using an image analysis tool, the number of grains on the surface of each via was determined from the FIB images for a more quantitative comparison with the extrusion values. For both
samples, the vias were divided into four categories based on the number of grains, n, on the via surface, which are: n < 5, 5 ≤ n < 10, 10 ≤ n < 15, and n ≥ 15. The extrusion values for each sample
were also grouped into three bins, which are ∆ < 100nm, 100nm ≤ ∆ < 150nm, and ∆ ≥ 150nm
for the uncoated sample, and ∆ < 15nm, 15nm ≤ ∆ < 30nm, ∆ ≥ 30nm for the Ta-capped sample.
Next, the probability for a via in each category of n grains to have extrusion values in each bin
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Figure 5.3: FIB images for 48 uncoated vias. Vias with small extrusion values (low tail of the distribution
plot) are circled in green, and vias with large extrusion values (middle to high tail of the distribution plot)
are circled in red.
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Figure 5.4: FIB images for 30 Ta-capped vias. Vias with small extrusion values (low tail of the distribution
plot) are circled in green, and vias with large extrusion values (middle to high tail of the distribution plot)
are circled in red.

of ∆ was calculated. The results are shown in Table 5.1 and Table 5.2 for the uncoated and the
Ta-capped samples, respectively. In the uncoated sample (Table 5.1), a via with fewer grains is
more likely to have smaller extrusion values, and the probability for a via to have larger extrusion
increases when the via has more grains. In the Ta-capped sample, the probability for a via to have
extrusion values belong to each bin does not seem to be directly related to the number of grains in
the via. This calculation corroborates the observation in Fig. 5.4, where no direct correlation could
be seen between the number of grains and extrusion in the Ta-capped sample.
Although it is understood that the number of grains impacts on the average extrusion height,
FIB results, later confirmed by EBSD, suggested that the grain population is not the only effective factor in extrusion behavior for multiple reasons. First, several vias with < 5 or ≥ 15 grains
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Table 5.1: The probability for a via with n grains to have extrusion values of ∆ for the 48 uncoated vias.
Average
extrusion, nm
∆ < 100
100≤ ∆ <150
∆ ≥ 150

n<5
1
0
0

Number of Grains
5 ≤ n < 10 10 ≤ n < 15 n ≥ 15
0
0
0
0.46
0.26
0.14
0.54
0.74
0.86

Table 5.2: The probability for a via with n grains to have extrusion values of ∆ for the 30 Ta-capped vias.
Average
extrusion, nm n < 5
∆ < 15
0
15 ≤ ∆ < 30
1
∆ ≥ 30
0

Number of Grains
5 ≤ n < 10 10 ≤ n < 15 n ≥ 15
0
0.15
0.4
0.83
0.7
0.5
0.17
0.15
0.1

were observed that did not belong to neither the low tail nor the high tail of the extrusion distribution curve (Fig. 2.17). Second, while FIB is a common technique to display grain contrast
in polycrystalline materials, it does not provide detailed information about the grain orientation
and grain boundaries. It also lacks accuracy in quantitative analysis, as neighboring grains with
small orientation mismatch show up with undetectably small contrast and consequently may not
be distinguished as separate grains. Last but not least, the effect of grain population is manifested
in the average extrusion of the via, while maximum extrusion holds more importance in the actual
reliability of TSV, where it may occur locally and independent of the existing number of grains
within the via. Thus, further microstructural analysis is required to realize the effect(s) of grain
structure on extrusion behavior.

5.3.2

Extrusion Morphology-Microstructure Correlation
The correlation of the extrusion morphology and microstructure on the top surface of the

vias was studied by a one-to-one comparison of the WLI extrusion profiles and EBSD microstruc-
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Figure 5.5: WLI extrusion profile, and grain orientation map, from left to right, for (a) a via with granular
extrusion shape (b) a via with annular shape extrusion.

ture maps for vias with granular and annular extrusion shapes, described in Chapter 4. A representative via of each extrusion morphology and its corresponding microstructure map is shown in
Fig. 5.5. As seen in Fig. 5.5a, the major bumps in the surface profile of the granular shape via
coincide with certain grains in the grain orientation map (grains #1 and #4). The certain grain-tobump correlation in the granular shape via suggests the occurrence of grain boundary sliding as a
major mechanism of extrusion. Grain boundary sliding is known to result in protruded grains with
steep stepping at the boundaries [88]. However, by overlaying the grain boundaries obtained by
EBSD measurements on the WLI surface profile images in the granular via, the grain boundaries
were found blurry and migrated toward other grains (for example boundary of grains #1 and #3
was shifted toward grain #3). Grain boundary migration is known to occur due to grain boundary sliding accommodated by grain boundary diffusion [120]. Accordingly, the unmatched bump
boundaries and their corresponding grain boundaries suggest the grain boundaries were inclined
due to grain sliding and grain boundary diffusion in those grains. This is also an indication of the
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concurrent contribution of grain sliding and atomic diffusion at the grain boundaries and free top
surface. On the other hand, for the via with annular shape extrusion in Fig. 5.5b, no pronounced
correspondence between the extrusion morphology and the grains of the via was distinguished,
as the large bumps were not confined to certain grains. While the contribution of grain boundary
sliding appeared insignificant in the annular shape via, grain boundary diffusion was still a possible mechanism, as local protrusions were observed on top of certain grain boundaries near the via
edge.
The undulation in the height profile of granular vias suggests that extrusion is not occurring
uniformly among grains with different orientations and boundary properties. As Fig. 5.5a showed,
although several grains existed in one via, the major bumps only occurred on particular grains. The
premier bumps in the annular via, as shown in Fig. 5.5b, were also observed near the edge of the
via and at certain grain boundaries, suggesting the possible impact of grain boundary properties
on dislocation creep mechanisms in those areas. Hence further investigation on the effect of grain
orientation and boundary condition on extrusion is required.

5.3.3

Effect of Grain Boundary Type and Misorientation Angle
Fig. 5.6 shows three examples of granular vias with one-to-one correlation between certain

grains on the grain map and the distinct bumps in the surface profile image. The grain orientation map, WLI surface profile image, and image quality map with imposed grain boundaries for
each via is presented from left to right, respectively. All vias possess two major grain boundary
types, including the Σ3 coincidence site lattice (CSL) boundaries, and high angle grain boundaries
(HAGB), where the misorientation angle is larger than 15◦ . Small fractions of grain boundaries
with angles between 5◦ -15◦ as well as Σ9 CSL boundaries were also observed. Σ3 and Σ9 CSL
boundaries are commonly known as twin boundaries in FCC materials [22,88] which can be coherent or incoherent, depending on the atomic structure of the boundary. Coherent Σ3 twin boundaries
with 60◦ rotation at <111> as well as coherent Σ9 twin boundaries with 38.9◦ rotation at <110> are
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Figure 5.6: Examples of granular vias with one-to-one correlation between grain map and extrusion morphology, with images of from left to right: EBSD grain orientation map, WLI surface profile, and EBSD
grey scale image quality (IQ) map with grain boundary types imposed.

superimposed on the original CSL twin boundaries with a different color. Surface profile and grain
boundary maps combined suggest that grain boundary sliding accommodated by grain boundary
diffusion occurred in grains with HAGB, resulting in the distinctly premier bumps on the via. On
the other hand, no signs of grain sliding was observed in grains with twin boundaries. Similarly,
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Figure 5.7: Examples of annular vias with no correlation between grain map and extrusion morphology,
with images of from left to right: EBSD grain orientation map, WLI surface profile, and EBSD grey scale
images with grain boundary types imposed.

three examples of annular vias are displayed in Fig. 5.7 revealing the presence of predominantly
Σ3 and Σ9 CSL boundaries, with the former as the major boundary type. Confirming the observations in section 4.4.2, although several grains exist within the annular shape vias, there was no
distinct bump-to-grain correlation between the extrusion morphology and microstructure. Detailed
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Table 5.3: Fractions of different grain boundary types and grain size in vias with granular and annular
morphology.
Morphology
Granular

Annular

Via
a
b
c
a
b
c

Maximum
extrusion,nm
413
476
498
416
501
504

Coherent
Σ3
0.569
0.565
0.556
0.85
0.695
0.733

CSL
Σ3
0.861
0.673
0.741
0.944
0.964
0.893

Coherent
Σ9
0.059
0
0.028
0
0.051
0.083

CSL
Σ9
0.015
0.026
0.055
0
0.035
0.092

HAGB
0.124
0.268
0.204
0.056
0
0.013

Grain size
(µm2 )
2.66
1.145
1.283
3.37
2.22
2.05

quantitative fractions of each grain boundary type in the granular and annular vias shown in Fig.
5.6 and 5.7 are collected and presented in 5.3.3.
Comparison of the quantitative result for each morphology showed that the average grain
size in annular vias was larger than that of the granular vias, suggesting shorter length of grain
boundaries in annular vias and consequently smaller chance for the contribution of grain boundary
diffusion in extrusion. In particular, among the three vias from each morphology, the ones with
lowest maximum extrusion in their own group (Fig. 5.6a and Fig. 5.7a), which also belonged to
the low tail of the distribution curve (Fig. 2.17), had the largest grain size.
Furthermore, all three granular vias had considerably larger fractions of HAGBs than the
annular vias. On the other hand, annular vias possessed higher portions of the Σ3 CSL boundaries. In particular, the fraction of coherent Σ3 boundaries in annular vias was substantially higher
than those in the granular vias. The annular via with the lowest maximum extrusion (Fig. 5.7a),
contained the highest fraction of coherent Σ3 boundaries among its morphology fellows and all 6
studied vias. While among the granular vias, the lowest maximum extrusion corresponded to the
via with the lowest fraction of HAGBs. Results suggested a correlation between the HAGBs and
extrusion, which served as the preferred locations for grain sliding with the assistance of diffusion
and dislocation motion. Larger fractions of HAGBs in granular vias and the bump-to-grain correlation in those vias supports this theory. The negligible fraction of HAGBs and the dominance of
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coherent Σ3 boundaries in the annular vias, combined with the scant morphology-microstructure
correlation in those vias, is another explanation for the important role of HAGBs in extrusion induced by grain sliding. While grain boundary diffusion in Σ3 CSL boundaries at the via edge is
a possibility, dominance of mechanisms other than grain boundary diffusion and sliding, such as
dislocation creep, was suggested in annular vias.

5.3.4

Void Formation Study
The cross-sectional FIB images for an uncoated via and a Ta-capped via, which have ex-

trusion values corresponding to the middle of their individual distribution plots, are shown in Fig.

Figure 5.8: Cross-sectional FIB image of a) an annealed uncoated via with normal extrusion b) an annealed
Ta-capped via with normal extrusion.
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Figure 5.9: TEM image from the void formation at grain multiple-points in the uncoated via after annealing.

5.8. Formation of voids was observed in the uncoated via but not in the Ta-capped via. It should be
pointed out that the contrast in the middle of the via in Fig. 5.8b was an artifact due to FIB cutting,
not any physical features in the via. Several voids in the uncoated via are also highlighted in Fig.
5.8a. The voids seem to have formed at the junctures where multiple grains meet. Voids located at
the junctures can also be clearly seen in the TEM image in Fig. 5.9.

5.4
5.4.1

Discussion
Effect of Grain Boundary Diffusion and Sliding in Via Extrusion
The coefficient of thermal expansion (CTE) mismatch subjects the Cu vias to large com-

pressive stress, which at elevated temperatures can drive diffusive mass flow to relax the stress [55].
Among several diffusion paths available in a TSV structure, including the Cu lattice, the Cu grain
boundaries, and the Cu via/tantalum nitride (TaN) liner interface, diffusion along Cu grain boundary has the lowest reported activation energies (∼ 0.7 − 0.9eV ) [121, 122] comparing to the Cu
lattice diffusion (∼ 2.2eV ) [123] and the Cu/TaN interfacial diffusion (∼ 1.1 − 1.8eV ) [124–127].
Thus, it is to believe that diffusion of Cu atoms along the grain boundaries towards the free surface
of the via is favored for stress relaxation. Diffusion along grain boundaries under compressive
stresses results in the formation of voids at grain boundaries and multi-juncture points [108]. To
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compromise voiding, diffusional flow is accommodated by concurrent displacement of the grains
through sliding over one another. Hence, diffusional creep through grain boundary diffusion and
grain boundary sliding are considered to occur subsequently [79]. As discussed in Chapters 2 and
3, the free surface of the uncoated vias provides vacancy sinks for the diffusing Cu atoms towards
the surface, resulting in the Cu bumps. Using the number of grains obtained in the FIB images as
an indication of the grain boundary area at the top of the via, qualitatively, vias with more grains
can be assumed to contain a larger area of grain boundaries. The observed correlation between the
number of grains and extrusion in the uncoated granular shaped vias is then consistent with the
proposed role of grain boundary diffusion on extrusion. Similar observation has also been reported
in literature [15, 18, 81, 83, 90].
Moreover, grain boundary study of the granular vias revealed the substantial impact of
grain boundary misorientation angle, HAGBs in particular, on sliding and protrusion of certain

Figure 5.10: Grain boundary energy as a function of misorientation angle for < 110 > interface in Al and
Cu [22]
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grains, and consequently the occurrence of granular morphology. Grain boundary energy is long
known to be related to grain boundary misorientation angle [128]. In particular, a grain boundary
energy range of 625 − 710mJ/m2 is reported for HAGBs, which is drastically higher than that
of the coherent Σ3 boundaries with 34 − 39mJ/m2 [88]. The coherent Σ3 boundaries, known for
their low grain boundary energies (Fig. 5.10) [22, 88], are commonly taken as twin boundaries
in faced centered cubic (FCC) materials, and known to be incapable of sliding [129]. Hence, the
insignificant contribution of Σ3 boundaries in extrusion, observed in surface profile-grain boundary
map comparison, is explained. Σ11 CSL boundaries are also known by their low grain boundary
energy as shown in Fig. 5.10, however they were not observed in the vias studied herein.
Knowing the nearly overlapping ranges of energy for incoherent Σ3 boundaries (590 −
714mJ/m2 ) and HAGBs, the coherency of Σ3 boundaries is expected to be beneficial in suppressing the grain sliding mechanism and the resulted extensive protrusion of certain grains. Accordingly, the unnoticeable correlation of extrusion morphology and grain structure in annular vias
with high fractions of coherent Σ3 boundaries can be explained. The direct contribution of HAGB
in grain sliding, resulting in the major bumps on the surface in granular vias on the other hand,
suggests the important role of grain boundary energy in the formation of large Cu bumps, potentially resulting in the high tails in the extrusion distribution. The one-to-one correlation between
the grain map and extrusion morphology as well as the presence of HAGBs in granular shaped
vias suggests the dominance of diffusional creep and grain sliding mechanisms in those vias as the
major mechanisms of extrusion. On the other hand, the extrusion morphology-microstructure comparison in annular vias suggests smaller contribution of grain boundary sliding and grain boundary
diffusion owing to paucity of HAGBs and dominance of coherent Σ3 boundaries. Instead, the
dislocation-assisted mechanisms are likely to be the dominant mechanism in annular shaped vias
due to higher stresses at the via peripherals (Chapter 4).
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5.4.2

Effect of Cap Layer in Controlling Extrusion
Ta is known to form good adhesion to Cu and has been used to reduce the mass transport at

the Ta/Cu interface [97]. The high resolution transmission electron microscopy (HRTEM) image
in Fig. 3.7 showed the formation of a dense and continuous interface between the Ta cap and the
Cu via, confirming a good adhesion between Ta cap and Cu in the present vias, in particular. As
a result, the applied Ta cap will be very effective in reducing the vacancy sources at the top of the
via, which in turn suppresses the mass transport along grain boundaries, leading to the observed
reduction of extrusion in the Ta-capped vias. Furthermore, by limiting mass transport along grain
boundaries, the cap layer was also able to reduce the range of extrusion, as observed in Figs. 2.16
and 2.17. The underlying mechanism of the cap layer in suppressing diffusion also explains why
no correlation was observed between the number of grains and extrusion for the Ta-capped vias. By
observing no relationship between the number of grains and the extrusion behavior, it is suggested
that Ta cap layer has effectively controlled the diffusional mechanism(s) of extrusion. Moreover,
the annular morphology disappeared with the application of Ta cap layer (section 4.3.3), suggesting
that the compressive stress applied by Ta cap layer, demonstrated and discussed in Chapter 3, might
partially cancel out the extrusion-inducing compressive stress due to CTE mismatch between Cu
and Si and consequently suppress the plastic yielding mechanisms. In addition, the average grain
size in the capped vias, although qualitatively, appeared smaller than the average grain size in the
uncoated vias (Figs. 5.3 and 5.4). Relatively smaller grain size in capped vias suggests that the
stress effect of the Ta cap, discussed in Chapter 3, may have influenced the driving forces for grain
growth during annealing as well.

5.4.3

Void Formation
Voids can be formed by the diffusive mass flow along grain boundaries driven by a gradient

in chemical potential [18]. As a simple estimation, the characteristic diffusion length of grain
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boundary diffusion can be calculated as x =

√
Dt, where D is the diffusivity and t is the annealing

time. Using an activation energy of Q=0.9eV [122] and a prefactor of D0 = 0.3cm2 /sec [108]
for the annealing condition of T=400◦ C and t=1hr, the diffusion length is estimated to be 140
µm, which is larger than the dimension of the via. It is therefore possible for the free top surface
in uncoated vias to supply vacancies through grain boundary diffusion, which coalesce at grain
boundaries as voids. Suggested by Fig. 5.8, in the Ta-capped vias, void formation due to diffusion
was minimized due to the grain boundary diffusion being suppressed.
Furthermore, grain growth promoted by annealing is another possible cause for void formation [107]. The top surface microstructure of a series of vias from each sample studied earlier (section 5.3.1) qualitatively revealed smaller average grain size near the top in capped vias.
Comparing the FIB images of uncoated and capped vias after annealing with pristine vias, both
samples displayed grain growth during annealing, with uncoated vias manifesting a larger growth
value resulting in larger grain size. The extensive void formation in the uncoated vias, which was
inconspicuous in the Ta-capped vias, suggests that grain growth was likely another possible cause
for void formation in uncoated vias..
In addition, as shown in Fig. 3.12, during cooling the uncoated vias had a linear curvatures
with the value crossed over from negative to positive, suggesting that a tensile stress will be induced
in the uncoated vias during cooling. The tensile stress, although small, can act as the driving force
for stress induced voiding in the uncoated vias [107, 108] as well. Further analysis of the stressinduced voiding will require more detailed stress analysis and 3D nano-computed tomography
(nano-CT) studies.
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CHAPTER 6: CONCLUSION AND FUTURE WORK

6.1

Conclusion
Copper (Cu) through-silicon via (TSV) is a key element in three-dimensional integrated

circuits (3D ICs), which brings substantial improvement in integration density, form factor, device performance, and power efficiency. In the commonly used via-middle fabrication process,
Cu-filled TSVs are exposed to multiple thermal cycles, which lead to the development of considerable thermal stress in and around the vias since the difference in the coefficient of thermal
expansion (CTE) between Cu (Cu=17ppm/◦ C) and Silicon (Si) (Si=2.3ppm/◦ C) is very large. The
stress subsequently raises reliability concerns during the fabrication, testing and operation of the
TSV structure, among which, via extrusion is an important one. Via extrusion, also known as via
protrusion or Cu pumping, refers to the irreversible residual deformation of Cu near the top of the
via after thermal processing. Via extrusion appears as the outward protrusion of Cu vias in the
axial direction, which can deform and crack the back-end-of-line (BEOL) interconnect layers and
degrade the 3D IC component. Studies also revealed that for a large population of TSVs, there
is a wide spread in the values of via extrusion. Although a few approaches such as post-plating
annealing and via dimension scaling have been used to reduce the average values of via extrusion,
these methods are not effective in controlling the statistical spread of via extrusion. Controlling
via extrusion, especially its statistical spread, remains an important issue, as the reliability of a 3D
IC containing many TSVs will be determined by the weakest link, i.e., the 0.1% of TSVs with the
highest extrusion.
This dissertation investigates the important reliability issue of extrusion in Cu TSVs. Application of a metallic cap layer with the aim of reducing the magnitude and more importantly the
statistical variation of extrusion is proposed, a significant efficacy of Ta cap layer is demonstrated
and the underlying mechanisms are discussed. In Chapter 2, experimental measurements are car106

ried out to study the effect of a 50 nm thick Ta cap layer on extrusion magnitude and spread in 300
TSVs. Comparing the results with those of a similar study on 300 uncoated vias, demonstrated a
considerable reduction of the extrusion height and range in capped vias. In Chapter 3, the effective
contribution of Ta cap layer in suppressing the extrusion was traced by investigating the physical
and mechanical characteristics of the Ta cap layer and Ta cap/via interface. Using high resolution
transmission electron microscopy (HRTEM), the Cu via/Ta cap interface was studied for several
vias. A dense and continuous interface was observed between the as-coated Ta cap and the Cu via,
and the interface characteristics was not changed by annealing. A TEM energy dispersive x-ray
spectroscopy (EDS) line scan taken from the cap layer to the TSV further revealed a sharp interface
with no intermixing. The results suggested that by limiting the vacancy sources at the via surface,
the cap layer was able to suppress the diffusional mass transport along the grain boundaries and
the lateral via surface. By limiting the transport of Cu atoms that caused via extrusion, via extrusion and its statistical spread were reduced. The mechanism of the cap layer in reducing extrusion
by suppressing diffusional creep was further corroborated by the substrate curvature measurement
for an uncoated and a Ta-capped sample. The curvatures were negative, suggesting the vias were
under compression. During annealing, the curvature of the uncoated sample became less negative as a result of the stress relaxation by microstructure evolution and plastic deformation. For
the Ta-capped sample, the obstruction of grain boundary diffusion effectively controlled the stress
relaxation in the via, similar to the effect seen in passivated thin films and confined lines. In addition, the CTE mismatch in Ta and Cu as well as the Ta phase transformation could contribute to
local compressive stress near the top of the via. As a result of these effects, the curvature of the
Ta-coated sample was more negative than the uncoated sample and became more negative during
annealing. The observed curvature behavior was consistent with the proposed role of the Ta cap
in suppressing Cu diffusion and reducing via extrusion. Mechanical confinement effect of the cap
on suppressing via extrusion was also considered and investigated. To look at this effect, 50 nm of
SiO2 was applied on pristine vias and the extrusion behavior of 300 vias was characterized using
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the same method described earlier. The SiO2 served as a mechanical confinement but not a diffusion barrier. No considerable effect on extrusion height and statistical spread was observed, as seen
for the Ta cap. This also suggested that the observed effect by the cap layer was unlikely caused
by mechanical confinement but instead due to the suppression of mass transport. To assess the role
of plastic yielding mechanism, in Chapter 4, the effect of pitch distance on the magnitude, range,
and morphology of extrusion in Cu TSVs was investigated. Smaller pitch distance induced larger
stresses in the via, particularly at the via peripherals, and consequently resulted in larger magnitude
of extrusion. The variation of extrusion was fundamentally related to the stochastic nature of Cu
microstructure and was not significantly affected by the pitch distance. Two classes of extrusion
morphology, the granular morphology and the annular morphology, were observed and attributed
to the operation and relative dominance of different deformation mechanisms under the combined
effect of stress and microstructure. The granular morphology was more populated in the large-pitch
vias due to the dominance of creep and grain sliding accommodated by grain boundary diffusion.
The annular morphology was more populated in the small-pitch vias, which was attributed to the
stress enhanced dislocation creep. The concurrent contribution of multiple dominant mechanisms
in some vias with certain microstructure and stress states also led to the bimodal extrusion distribution observed in both samples. Finally, it was shown that the magnitude and range of extrusion in
Cu TSVs with different pitch distance could be effectively reduced by Ta cap layer, while the extrusion difference in vias with various pitch distances was considerably reduced as well. In Chapter
5, the correlation between the extrusion and grain structure was examined for both the uncoated
and Ta-capped vias. Primary focused ion beam (FIB) microstructure characterizations revealed
the possible role of grain size on the statistical variation of via extrusion, however, suggested that
grain size was not the only ruling factor in extrusion behavior. Further studies involving detailed
microstructure characterization using electron back scattered diffraction (EBSD) revealed a oneto-one correlation between the extrusion morphology and grain structure in granular shape vias,
suggesting the important role of grain boundary sliding which is accommodated by diffusion and
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dislocation motion at grain boundaries. EBSD also informed about the substantial impact of grain
boundary misorientation angle and energy in governing grain sliding as a crucial mechanism for
large extrusions. In annular vias without a significant one-to-one morphology-microstructure correlation, combined with the discussions in Chapter 4, the contribution of the glide/climb-induced
dislocation creep as the dominant mechanism of extrusion was suggested. Furthermore, void formation at grain multi-junction points was observed and the possible mechanisms due to diffusion
and stress-induced voiding were discussed.

6.2

Future Work
Based on the results from this dissertation, several interesting perspectives are suggested for

future studies to advance fundamental understand of via extrusion for improving TSV reliability.
1. Alternative cap materials and thickness. The accomplishment of reducing extrusion magnitude, and more importantly the extrusion spread, using 50 nm of Ta opens the gate to a wide
range of future topics including smaller thicknesses of Ta and/or alternative cap materials
with various characteristics and costs. These studies will further enhance the understanding
of the cap layer mechanism and facilitate the path for adaptation of cap layer to the TSV
manufacturing process.
2. Combination of post-plating annealing and cap layer. Both of these methods have been individually shown effective in controlling the magnitude of extrusion. Post-plating annealing
has already been adapted to the manufacturing procedure of TSVs and cap layer appears a
promising approach to control the extrusion variation. Knowing the important impact of microstructure on extrusion behavior, by combining the two methods, primary microstructure
evolution at the early stages of annealing can be eliminated, resulting in a more stabilized
microstructure prior to cap application, which may assist with more predictive impact of cap
layer on extrusion.
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3. Effect of heating rate on extrusion and the underlying mechanism. To achieve better understanding of the role of mass transport diffusion and dislocation creep as the major and
time dependent mechanisms of extrusion, studying the effect of different annealing temperatures, heating rates and various thermo-cycling treatments on TSV extrusion behavior are
suggested. This will require statistical investigation on a large number of vias involving
characterization of TSV structures before and after different heat treatments.
4. Leveraging Machine Learning techniques in statistical studies. To effectively control the
extrusion, reliable understanding of the involved and dominant mechanism(s) is required,
which needs statistical investigation on the morphology of a large population of vias. However, that is a time taking analysis if done by human. Furthermore, these studies suffer from
human recognition errors, while there are multiple mechanisms concurrently involved in extrusion, resulting in a combination of morphologies in some vias. Due to the probabilistic
nature of the problem, it is not practical for human to accurately determine the contribution
probability of each mechanism in the final morphology. Thus, machine learning techniques
can be employed for the required pattern recognition need in a large number of vias.
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[114] D. Nečas and P. Klapetek, “Gwyddion: an open-source software for SPM data analysis,”
Open Physics, vol. 10, no. 1, 2012.
[115] P. Kumar, I. Dutta, and M. Bakir, “Interfacial effects during thermal cycling of Cu-filled
through-silicon vias (TSV),” Journal of electronic materials, vol. 41, no. 2, pp. 322–335,
2012.
[116] “Five-power-law creep,” in Fundamentals of Creep in Metals and Alloys, M. E. Kassner and
M.-T. Pérez-Prado, Eds. Oxford: Elsevier Science Ltd, 2004, pp. 13 – 88.
[117] D. B. Williams and C. B. Carter, “Kikuchi diffraction,” in Transmission Electron Microscopy. Springer, 2009, pp. 311–322.
[118] M. Von Heimendahl, W. Bell, and G. Thomas, “Applications of kikuchi line analyses in
electron microscopy,” Journal of applied physics, vol. 35, no. 12, pp. 3614–3616, 1964.
[119] A. J. Schwartz, M. Kumar, B. L. Adams, and D. P. Field, Electron backscatter diffraction in
materials science. Springer, 2009, vol. 2.
124

[120] A. Sheikh-Ali, “On the contribution of extrinsic grain boundary dislocations to grain boundary sliding in bicrystals,” Acta materialia, vol. 45, no. 8, pp. 3109–3114, 1997.
[121] T. Surholt and C. Herzig, “Grain boundary self-diffusion in Cu polycrystals of different
purity,” Acta materialia, vol. 45, no. 9, pp. 3817–3823, 1997.
[122] T. Surholt, Y. M. Mishin, and C. Herzig, “Grain-boundary diffusion and segregation of
gold in copper: Investigation in the type-b and type-c kinetic regimes,” Physical Review B,
vol. 50, no. 6, p. 3577, 1994.
[123] S. Rothman and N. Peterson, “Isotope effect and divacancies for self-diffusion in copper,”
physica status solidi (b), vol. 35, no. 1, pp. 305–312, 1969.
[124] J.-C. Lin, S. Park, K. Pfeifer, R. Augur, V. Blaschke, S. Shue, and F.-t. Liang, “Electromigration reliability study of self-ionized plasma barriers for dual damascene cu metallization,”
Proceedings of Advanced Metallization Conference 2002, vol. 2002, 01 2003.
[125] C.-K. Hu, D. Canaperi, S. Chen, L. Gignac, B. Herbst, S. Kaldor, M. Krishnan, E. Liniger,
D. Rath, D. Restaino et al., “Effects of overlayers on electromigration reliability improvement for Cu/low k interconnects,” in 2004 IEEE International Reliability Physics Symposium. Proceedings. IEEE, 2004, pp. 222–228.
[126] C.-K. Hu, L. Gignac, E. Liniger, B. Herbst, D. Rath, S. Chen, S. Kaldor, A. Simon, and
W.-T. Tseng, “Comparison of cu electromigration lifetime in Cu interconnects coated with
various caps,” Applied Physics Letters, vol. 83, no. 5, pp. 869–871, 2003.
[127] S. Demuynck, Z. Tokei, C. Bruynseraede, J. Michelon, and K. Maex, “Alpha-Ta formation and its impact on electromigration,” in ADVANCED METALLIZATION CONFERENCE
2003 (AMC 2003). MRS, 2004, pp. 355–359.
[128] W. Gui-Jin and V. Vitek, “Relationships between grain boundary structure and energy,”
Acta Metallurgica, vol. 34, no. 5, pp. 951 – 960, 1986. [Online]. Available:
http://www.sciencedirect.com/science/article/pii/0001616086900684
[129] Z.-J. Wang, Q.-J. Li, Y. Li, L.-C. Huang, L. Lu, M. Dao, J. Li, E. Ma, S. Suresh, and Z.-W.
Shan, “Sliding of coherent twin boundaries,” Nature communications, vol. 8, no. 1, pp. 1–7,
2017.

125

